MN706-00014-1v0-E

# 32-BIT MICROCONTROLLER MB9B110T/210T/310T/ 410T/510T/610T Series FLASH PROGRAMMING MANUAL

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/

FUJITSU SEMICONDUCTOR LIMITED





# Preface

### Purpose of this manual and intended readers

This manual explains the functions, operations and serial programming of the flash memory of this series. This manual is intended for engineers engaged in the actual development of products using this series.

# Trademark

ARM is the registered trademark of ARM Limited in the EU and other countries.

Cortex is trademark of ARM Limited in the EU and other countries.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

# Organization of this Manual

This manual consists of the following 3 chapters.

#### CHAPTER 1 Flash Memory

This chapter gives an overview of, and explains the structure, operation, and registers of the flash memory.

#### **CHAPTER 2 Flash Security**

The flash security feature provides possibilities to protect the content of the flash memory. This chapter section describes the overview and operations of the flash security.

#### **CHAPTER 3 Serial Programming Connection**

This chapter explains the basic configuration for serial write to flash memory by using the Fujitsu Semiconductor Serial Programmer.

### Sample programs and development environment

Fujitsu Semiconductor offers sample programs free of charge for using the peripheral functions of the FM3 family. Fujitsu Semiconductor also makes available descriptions of the development environment required for this series. Feel free to use them to verify the operational specifications and usage of this Fujitsu Semiconductor microcontroller.

 Microcontroller support information: http://edevice.fujitsu.com/micom/en-support/

\* : Note that the sample programs are subject to change without notice. Since they are offered as a way to demonstrate standard operations and usage, evaluate them sufficiently before running them on your system.

Fujitsu Semiconductor assumes no responsibility for any damage that may occur as a result of using a sample program.

• The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

- The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.
- Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
- The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or
- damages arising in connection with above-mentioned uses of the products.
   Any semiconductor devices have an inherent chance of failure. You must protect against injury damage or loss from
- Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
- The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Copyright ©2011 FUJITSU SEMICONDUCTOR LIMITED All rights reserved.

# How to Use This Manual

# Finding a function

The following methods can be used to search for the explanation of a desired function in this manual:

- Search from the table of the contents The table of the contents lists the manual contents in the order of description.
- · Search from the register

The address where each register is located is not described in the text. To verify the address of a register, see "APPENDIX Register Map" of "FM3 Peripheral Manual".

# Terminology

This manual uses the following terminology.

Term	Explanation
Word	Indicates access in units of 32 bits.
Half word	Indicates access in units of 16 bits.
Byte	Indicates access in units of 8 bits.

### Notations

- The notations in bit configuration of the register explanation of this manual are written as follows.
  - bit : bit number
  - $\cdot$  Field : bit field name
  - · Attribute : Attributes for read and write of each bit
    - $\cdot$  R : Read only
    - · W : Write only
    - · R/W : Readable/Writable
    - · : Undefined
  - · Initial value : Initial value of the register after reset
    - $\cdot$  0 : Initial value is "0"
    - 1 : Initial value is "1"
    - · X : Initial value is undefined
- The multiple bits are written as follows in this manual. Example : bit7:0 indicates the bits from bit7 to bit0
- The values such as for addresses are written as follows in this manual.
  - Hexadecimal number : "0x" is attached in the beginning of a value as a prefix (example : 0xFFFF)
  - Binary number : "0b" is attached in the beginning of a value as a prefix (example: 0b1111)
  - Decimal number : Written using numbers only (example : 1000)

CHAPTER 1: Flash Memory	1
1. Overview	2
2. Configuration	3
3. Operating Description	6
3.1. Flash Memory Access Modes	
3.2. Automatic Algorithm	8
3.2.1. Command Sequences	9
3.2.2. Command Operating Explanations	10
3.2.3. Automatic Algorithm Run States	12
3.3. Explanation of Flash Memory Operation	16
3.3.1. Read/Reset Operation	17
3.3.2. Write Operation	18
3.3.3. Chip Erase Operation	20
3.3.4. Sector Erase Operation	21
3.3.5. Sector Erase Suspended Operation	24
3.3.6. Sector Erase Restart Operation	25
3.4. Writing to Flash Memory in Products Equipped with ECC	26
3.5. Flash Accelerator	27
3.6. Cautions When Using Flash Memory	29
4. Registers	31
4.1. FASZR (Flash Access Size Register)	
4.2. FRWTR (Flash Read Wait Register)	
4.3. FSTR (Flash Status Register)	
4.4. FSYNDN (Flash Sync Down Register)	35
4.5. FBFCR (Flash Buffer Control Register)	
4.6. CRTRMM (CR Trimming Data Mirror Register)	37
CHAPTER 2: Flash Security	
1. Overview	
2. Operation Explanation	41
CHAPTER 3: Serial Programming Connection	43
1. Serial Programmer	
•	
1.1. Basic Configuration	
1.2. Pins Used	

# **CHAPTER: Flash Memory**

This chapter gives an overview of, and explains the structure, operation, and registers of the flash memory. This series has built-in flash memory with a capacity of 512 KBytes to 1024 KBytes that supports erasing by all sector, erasing by unit of sector, and writing by the CPU.

- 1. Overview
- 2. Configuration
- 3. Operating Description
- 4. Registers

Administration code: 9BF610T\_FLASH-E01.0

# 1. Overview

This series is equipped with 512 KBytes to 1024 KBytes of built-in flash memory. The built-in flash memory can be erased sector-by-sector, all-sector batch erased, and programmed in units of half words (16 bits) by the Cortex-M3 CPU. This flash memory also has built-in ECC (Error Correction Code) functionality.

### Flash Memory Features

• Usable capacity:

Minimum configuration: 512 Kbytes Maximum configuration: 1024 Kbytes Because this series stores ECC codes, it is equipped with additional flash memory of 7 bits for every 4 bytes of memory described above.

High-speed flash:

Up to 72MHz: 0Wait

Up to 144MHz: Allowing Flash accelerator function (prefetch buffer/trace buffer) will achieve 0 Wait at high speed operational frequency

• Operating mode:

1. CPU ROM mode

This mode only allows reading of flash memory data. Word access is available. However, in this mode, it is not possible to activate the automatic algorithm<sup>\*1</sup> to perform writing or erasing.

2. CPU programming mode

This mode allows reading, writing, and erasing of flash memory (automatic algorithm<sup>\*1</sup>). Because word access is not available, programs that are contained in the flash memory cannot be executed while operating in this mode. Half-word access is available.

3. ROM writer mode

This mode allows reading, writing, and erasing of flash memory from a ROM writer (automatic  $algorithm^{*1}$ ).

· Built-in flash security function

(Prevents reading of the content of flash memory by a third party) See "CHAPTER Flash Security" for details on the flash security function.

• Equipped with an Error Correction Code (ECC) function that can correct up to 1 bit of errors in each word.(The device is not equipped with a function to detect 2-bit errors.) Errors are automatically corrected when memory is read.

Furthermore, ECC codes are automatically added upon writing to flash memory. Because there are no read cycle penalties as a result of error correction, there is no need to give any consideration to read correction penalties during software development.

#### <Note>

This document explains flash memory in the case where it is being used in CPU mode.

For details on accessing the flash memory from a ROM writer, see the instruction manual of the ROM writer that is being used.

\*1: Automatic algorithm=Embedded Algorithm

# 2. Configuration

This series consists of 512 KBytes to 1024 KBytes flash memory region, a security code region, and a built-in CR trimming data region.

Figure 2-1 to Figure 2-4 shows the address and sector structure of the flash memory built into this series as well as the address of security/CR trimming data.

See "CHAPTER Flash Security" for details on the security.

See Section "4.6 CRTRMM (CR Trimming Data Mirror Register)" and "CHAPTER High-Speed CR Trimming" of the FM3 Peripheral Manual for details on the Built-in High-Speed CR trimming data.

Figure 2-1 Memory map of M9BF116/216/316/416/516/616 flash memory





Figure 2-2 Memory map of M9BF117/217/317/417/517/617 flash memory

0x0010_1004	CR trimming data									
0x0010_0000	Security code									
_										
		0x000C_0000								
0x000C_0000			5	SA19(	64KE	3)	:	SA18	(64KE	3)
		0x000A_0000								
		0x0008_0000		SA17(	04KE	5)		5A16	(64KE	\$)
		0x0006_0000	5	SA15(	64KE	8)	:	SA14	(64KE	3)
		0x0000_0000		SA13(	64KF	8)		SA12	(64KE	8)
		0x0004_0000				·/				"
	Flash memory	0x0002_0000	5	SA11(	64KE	3)	SA10(64KB)		3)	
	768KB			SA9(48KB)			SA8(48KB)			)
		0x0000_8000		SA7(8KB) SA5(8KB)			SA6(8KB)			
		0x0000_4000							(8KB)	
		0x0000_0000	<b>4</b>			L:100	L 112			<b>b</b>
			bit63	)		bit32	10113			bit0
			+7	+6	+5	+4	+3	+2	+1	+0

0x0010_1004	CR trimming data									
0x0010_0000	Security code	0x0010_0000								
		0x000E 0000	SA23(64KB)			SA22(64KB)			3)	
		0x000C_0000	SA21(64KB)			SA20(64KB)				
		0x000A_0000	5	SA19(	64KE	8)		SA18	(64KE	3)
										3)
	Flash memory 1024KB	0x0006_0000	SA15(64KB)			SA14(64KB)			3)	
		0x0004_0000	SA13(64KB)			SA12(64KB)			3)	
		0x0002_0000	SA11(64KB)			SA10(64KB)			3)	
		0x0000_8000		SA9(4				SA8(	48KB	5)
		0x0000_4000	SA7(8KB)				SA6(8KB)			
		0x0000_0000		SA5(	8KB)			SA4	(8KB)	)
			bit63	3		bit32	bit31	I		bit0
x0000_0000			+7	+6	+5	+4	+3	+2	+1	+0

### Figure 2-3 Memory map of M9BF118/218/318/418/518/618 flash memory

Figure 2-4 Address of security/CR trimming data



# 3. Operating Description

This section explains the Flash memory operation.

- 3.1 Flash Memory Access Modes
- 3.2 Automatic Algorithm
- 3.3 Explanation of Flash Memory Operation
- 3.4 Writing to Flash Memory in Products Equipped with ECC
- 3.5 Flash Accelerator
- 3.6 Cautions When Using Flash Memory

# 3.1. Flash Memory Access Modes

The following two access modes are available for accessing flash memory from the CPU.

· CPU ROM mode

· CPU programming mode

These modes can be selected by the flash access size bits (FASZR: ASZ).

### ■ CPU ROM Mode

This mode only allows reading of flash memory data.

This mode is entered by setting the flash access size bits (FASZR: ASZ) to "10" (32-bit read), and enables word access.

However, in this mode, it is not possible to execute commands, to activate the automatic algorithm or to write or erase data.

The flash memory always enters this mode after reset is released.

### ■ CPU Programming Mode

This mode allows reading, writing, and erasing of data.

This mode is entered by setting the flash access size bits (FASZR: ASZ) to "01" (16-bit read/write), and enables flash programming.

Because word access is not possible in this mode, programs that are contained in the flash memory cannot be executed. The operation while in this mode is as follows.

- During reading Flash memory is accessed in half-words, with data read out in blocks of 16 bits.
- During writing commands

The automatic algorithm can be activated to write or erase data. See Section "3.2 Automatic Algorithm" for details on the automatic algorithm.

#### Table 3-1 Access modes of Flash memory

Access Mode	Access Size	Automatic Algorithm	Instruction execution in the Flash Memory		
CPU ROM mode	32bit	disable	enable		
CPU programming mode	16bit	enable	Prohibited		

#### <Note>

The flash memory is always set to CPU ROM mode when a reset is released. Therefore, if a reset occurs after entering CPU programming mode, the flash access size bits (FASZR: ASZ) are set to "10" and the flash memory returns to CPU ROM mode.

# 3.2. Automatic Algorithm

When CPU programming mode is used, writing to and erasing flash memory is performed by activating the automatic algorithm.

This section explains the automatic algorithm.

- 3.2.1 Command Sequences
- 3.2.2 Command Operating Explanations
- 3.2.3 Automatic Algorithm Run States

# 3.2.1. Command Sequences

The automatic algorithm is activated by sequentially writing half-word (16-bit) data to the flash memory one to six times in a row. This is called a command. Table 3-2 shows the command sequences.

Table	3-2	Command	sequence	chart
Iabic	J-Z	Commanu	Sequence	unan

Command	Number	1st w	rite	2nd w	rite	3rd w	rite	4th w	rite	5th w	rite	6th w	rite
Command	of writes	Address	Data										
Read/ Reset	1	0xXXX	0xF0										
Write	4	0x1550	0xAA	0xAA8	0x55	0x1550	0xA0	PA	PD				
Chip erase	6	0x1550	0xAA	0xAA8	0x55	0x1550	0x80	0x1550	0xAA	0xAA8	0x55	0x1550	0x10
Sector erase	6	0x1550	0xAA	0x AA8	0x55	0x1550	0x80	0x1550	0xAA	0xAA8	0x55	SA	0x30
Sector erase suspended	1	0xXXX	0xB0	-						-			
Sector erase restarting	1	0xXXX	0x30										

X: Any value

PA: Write address

SA: Sector address (Specify any address within the address range of the sector to erase)

PD: Write data

#### <Notes>

- The data notation in the table only shows the lower 8 bits. The upper 8 bits can be set to any value.
- · Write commands as half-words at any time.
- The address notation in the table only shows the lower 16 bits. The upper 16 bits should be set to any address within the address range of the target flash memory. When the address outside the flash address range is specified, the command sequence doesn't move correctly because the flash memory cannot recognize the command.
- "Address within the address range" specified when setting or erasing the security code should be 0x0010\_0000.
- "Address within the address range" specified when setting or erasing the CR trimming data should be 0x0010\_1004.

# **3.2.2. Command Operating Explanations**

This section explains the command operating.

### Read/Reset Command

The flash memory can be read and reset by sending the read/reset command to the target sector in sequence.

When a read/reset command is issued, the flash memory maintains the read state until another command is issued.

When the execution of the automatic algorithm exceeds the time limit, the flash memory is returned to the read/reset state by issuing the read/reset command.

See Section "3.3.1 Read/Reset Operation" for details on the actual operation.

# Program (Write) Command

The automatic algorithm can be activated and the data is written to the flash memory by issuing the write command to the target sector in four consecutive writes. Data writes can be performed in any order of addresses, and may also cross sector boundaries.

In CPU programming mode, data is written in half-words.

Once the forth command issuance has finished, the automatic algorithm is activated and the automatic write to the flash memory starts. After executing the automatic write algorithm command sequence, there is no need to control the flash memory externally.

See Section "3.3.2 Write Operation " for details on the actual operation.

#### <Notes>

- The command is not recognized properly if the fourth write command (write data cycle) is issued to an odd address. Always issue it to an even address.
- · Only a single half-word of data can be written for each write command sequence.
- To write multiple pieces of data, issue one write command sequence for each piece of data.

### Chip Erase Command

All of the sectors in flash memory can be batch-erased by sending the chip erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished, the automatic algorithm is activated and the chip erase operation starts.

### Sector Erase Command

A single sector of flash memory can be erased by sending the sector erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished and 35  $\mu$ s has elapsed (timeout interval), the automatic algorithm is activated and the sector erase operation begins.

To erase multiple sectors, issue the sector erase code (0x30) which is the sixth write code of the sector erase command to the address of the sector to erase within 35  $\mu$ s (timeout interval). If the sector erase code is not issued within the timeout interval, the sector erase code added after the timeout interval has elapsed may become inactive.

### Sector Erase Suspended Command

By issuing the sector erase suspended command during sector erase or during command timeout, sector erase can be suspended. In the sector erase suspended state, the read operation of memory cells of the sector not to erase is made possible.

See Section "3.3.5 Sector Erase Suspended Operation" for details on the actual operation.

#### <Note>

This command is only valid during sector erase. It is ignored even if it is issued during chip erase or during write.

### Sector Erase Restart Command

In order to restart the erase operation in the sector erase suspended state, issue the sector erase restart command. Issuing the sector erase restart command returns the flash memory to the sector erase state and restarts the erase operation.

See Section "3.3.6 Sector Erase Restart Operation" for details on the actual operation.

#### <Note>

This command is only valid during sector erase suspended. It is ignored even if it is issued during sector erase.

# **3.2.3. Automatic Algorithm Run States**

Because writing and erasing of flash memory is performed by the automatic algorithm, whether or not the automatic algorithm is currently executing can be checked using the flash ready bit (FSTR: RDY) and the operating status can be checked using the hardware sequence flags.

# Hardware Sequence Flags

These flags indicate the status of the automatic algorithm. When the flash ready bit (FSTR: RDY) is "0", the operating status can be checked by reading any address in flash memory.

Figure 3-1 shows the bit structure of the hardware sequence flags.

#### Figure 3-1 Bit structure of the hardware sequence flags

bit	15	14	13	12	11	10	9	8			
υπ			-			-	,	0			
	Undefined										
bit	7	6	5	4	3	2	1	0			
	DPOL	TOGG	TLOV	Undefined	SETI	TOGG2	Undefined	Undefined			
In the event of byte access											
bit	7	6	5	4	3	2	1	0			
	DPOL	TOGG	TLOV	Undefined	SETI	TOGG2	Undefined	Undefined			

#### <Notes>

- These flags cannot be read using word access. When in CPU programming mode, always read using half-word or byte access.
- · In CPU ROM mode, the hardware sequence flags cannot be read no matter which address is read.
- Because the correct value might not be read out immediately after issuing a command, ignore the first value of the hardware sequence flags that is read after issuing a command.

### • Status of each bit and flash memory

Table 3-3 shows the correspondence between each bit of the hardware sequence flags and the status of the flash memory.

		State		DPOL	TOGG	TLOV	SETI	TOGG2
	Automatic v	Inverted data (*1)	Toggle	0	0	0		
		Chip erase		0	Toggle	0	1	Toggle
	Automatic Erase operation	rase	timeout interval	0	Toggle	0	0	Toggle
Running			erase	0	Toggle	0	1	Toggle
			Read (Sector to erase)	0	0	0	1	Toggle
			Read	Data	Data	Data	Data	Data
			(Sector not to erase)	(*1)	(*1)	(*1)	(*1)	(*1)
Time limit	Write operation			Inverted data (*1)	Toggle	1	0	0
exceeded	Sector/chip	erase		0	Toggle	1	1	Toggle

### Table 3-3 List of hardware sequence flag states

\*1 See " • Bit Descriptions" for the values that can be read.

# • Bit Descriptions

[bit15:8] Undefined bits

#### [bit7] DPOL: Data polling flag bit

When the hardware sequence flags are read, by specifying an arbitrary address, this bit uses a data polling function to indicate whether or not the automatic algorithm is currently running.

The value that is read out varies depending on the operating state.

- · During writing
  - · While write is in progress:
    - Reads out the opposite value (inverse data) of bit 7 of data written at the last command sequence (PD).

This does not access the address that was specified for reading the hardware sequence flags.

· After write finishes:

Reads out the value of bit 7 of the address specified for reading the hardware sequence flags.

- During sector erase
  - While sector erase is executing: Reads out "0" from all regions of flash memory.
  - After sector erase finishes: Always reads out "1".
- During chip erase
  - While chip erase is executing: Always reads out "0".
  - · After chip erase: Always reads out "1".
- · During sector erase suspended
  - When this bit is read out by specifying an address in the sector specified as sector erase: Reads out "0".
  - When this bit is read out by specifying an address in the sector other than specified as sector erase: Reads out the value of bit 7 of a specified address.

#### <Note>

The data for a specified address cannot be read while the automatic algorithm is running. Confirm that the automatic algorithm has finished running by using this bit before reading data.

#### [bit6] TOGG: Toggle Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the automatic algorithm is currently running.

The value that is read out varies depending on the operating state.

- During write, sector erase, or chip erase
  - While write, sector erase, or chip erase is in progress:
     When this bit is read out continuously, it alternatingly returns "1" and "0" (toggles). The address that was specified for reading the hardware sequence flags is not accessed.
  - After write, sector erase, or chip erase has finished: Reads out the value of bit 6 of the address specified for reading the hardware sequence flags.

During sector erase suspended

- When this bit is read out by specifying an address in the sector specified as sector erase: Reads out "0".
- When this bit is read out by specifying an address in the sector other than specified as sector erase: Reads out the value of bit 6 of a specified address.

#### [bit5] TLOV: Timing Limit Exceeded Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the execution time of the automatic algorithm has exceeded the rated time defined internally within the flash memory (number of internal pulses).

The value that is read out varies depending on the operating state.

During write, sector erase, or chip erase

The following values are read out.

0: Within the rated time

1: Rated time exceeded

When this bit is "1", if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, that means a failure occurred during the write or erase.

For example, because data that has been written to "0" cannot be overwritten to "1" in flash memory, if "1" is written to an address that has been written to "0", the flash memory is locked and the automatic algorithm does not finish. In this case, the value of the DPOL bit remains invalid, and "1" and "0" are continuously read out alternatingly from the TOGG bit.

Once the rated time is exceeded while still in this state, this bit changes to "1". If this bit changes to "1", issue the reset command.

During sector erase suspended

- When this bit is read out by specifying an address in the sector specified as sector erase: Reads out "0".
- When this bit is read out by specifying an address in the sector other than specified as sector erase: Reads out the value of bit 5 of a specified address.

#### <Note>

If this bit is "1", it indicates that the flash memory was not used correctly. This is not a malfunction of the flash memory.

Perform the appropriate processing after issuing the reset command.

[bit4] Undefined bit

[bit3] SETI: Sector Erase Timer Flag Bit

When a sector is erased, a timeout interval of 35  $\mu$ s is required from when the sector erase command is issued until the sector erase actually begins.

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the flash memory is currently in the sector erase command timeout interval.

The value that is read out varies depending on the operating state.

• During sector erase:

When sectors are being erasing, it can be checked whether or not the following sector erase code can be accepted by checking this bit before inputting the following sector erase code.

The following values are read out without accessing the address specified in order to read the hardware sequence flags.

- 0: Within sector erase timeout interval The following sector erase code (0x30) can be accepted.
- 1: Sector erase timeout interval exceeded

In this case, if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, the erase operation has started internally within the flash memory. In this case, commands other than the sector erase suspended (0xB0) are ignored until the internal flash memory erase operation has finished.

- · During sector erase suspended
  - When this bit is read out by specifying an address in the sector specified as sector erase: Reads out "1".
  - When this bit is read out by specifying an address in the sector other than specified as sector erase: Reads out the value of bit 3 of a specified address.

#### [bit2] TOGG2 : Toggle flag bit

In the sector erase suspended state, a sector which is not the erase target can be read. However, the erase target sector cannot be read. This toggle bit flag can detect whether the corresponding sector is the erase target sector during the sector erase suspend by checking the toggle operation of the read data.

- During writing Reads out "0".
- During sector erase or chip erase When this bit is read out continuously, "1" and "0" are alternately read (toggle operation).
- During sector erase suspended
  - When this bit is read out by specifying an address in the sector specified as sector erase: When this bit is read out continuously, "1" and "0" are alternately read (toggle operation)
  - When this bit is read out by specifying an address in the sector other than specified as sector erase: Reads out the value of bit 2 of a specified address.

[bit1:0] Undefined bits

# 3.3. Explanation of Flash Memory Operation

The operation of the flash memory is explained for each command.

- 3.3.1 Read/Reset Operation
- 3.3.2 Write Operation
- 3.3.3 Chip Erase Operation
- 3.3.4 Sector Erase Operation
- 3.3.5 Sector Erase Suspended Operation
- 3.3.6 Sector Erase Restart Operation

# 3.3.1. Read/Reset Operation

This section explains the read/reset operation.

The flash memory can be put into the read/reset state by sending the read/reset command to the target sector sequentially.

Because the read/reset state is the default state of the flash memory, the flash memory always returns to this state when the power is turned on or when a command finishes successfully. When the power is turned on, there is no need to issue a data read command. Furthermore, because data can be read by normal read access and programs can be accessed by the CPU while in the read/reset state, there is no need to issue read/reset commands.

# 3.3.2. Write Operation


This section explains the write operation.

Writes are performed according to the following procedure.

- The write command is issued to the target sector sequentially The automatic algorithm activates and the data is written to the flash memory. After the write command is issued, there is no need to control the flash memory externally.
- 2. Perform read access on the address that was written The data that is read is the hardware sequence flags. Therefore, once bit 7 (the DPOL bit) of the read data matches the value that was written, the write to the flash memory has finished. If the write has not finished, the reverse value (inverted data) of bit 7 written at the last command sequence (PD) is read out.

Figure 3-2 shows an example of a write operation to the flash memory.

#### Figure 3-2 Example write operation



#### <Notes>

- · See Section "3.2 Automatic Algorithm" for details on the write command.
- Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".
- The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.
- Although the flash memory can be written in any sequence of addresses regardless of crossing sector boundaries, only a single half-word of data can be written with each write command sequence. To write multiple pieces of data, issue one write command sequence for each piece of data.
- $\cdot$  All commands issued to the flash memory during the write operation are ignored.
- · If the device is reset while the write is in progress, the data that is written is not guaranteed.
- Because ECC bits are added in this series, writes are always required to be performed in units of 32 bits by using two 16-bit writes. See Section "3.4 Writing to Flash Memory in Products Equipped with ECC" for details on the procedure.

# 3.3.3. Chip Erase Operation

This section explains the chip erase operation.

All sectors in flash memory can be erased in one batch. Erasing all of the sectors in one batch is called chip erase.

The automatic algorithm can be activated and all of the sectors can be erased in one batch by sending the chip erase command sequentially to the target sector.

See Section "3.2 Automatic Algorithm" for details on the chip erase command.

- 1. Issue the chip erase command sequentially to the target sector The automatic algorithm is activated and the chip erase operation of the flash memory begins.
- 2. Perform read access to an arbitrary address The data that is read is the hardware sequence flag. Therefore, if the value of bit 7 (the DPOL bit) of the data that was read is "1", that means t the chip erase has finished.

The time required to erase the chip is "sector erase time x total number of sectors + chip write time (preprogramming)".

Once the chip erase operation has finished, the flash memory returns to read/reset mode.

# 3.3.4. Sector Erase Operation

This section explains the sector erase operation.

Sectors in the flash memory can be selected and the data of only the selected sectors can be erased. Multiple sectors can be specified at the same time.


Sectors are erased according to the following sequence.


 Issue the sector erase command sequentially to the target sector Once 35 μs has elapsed (the timeout interval), the automatic algorithm activates and the sector erase operation begins.

To erase multiple sectors, issue the erase code (0x30) to an address in the sector to erase within 35 µs (the timeout interval). If the code is issued after the timeout interval has elapsed, the added sector erase code may be invalid.

2. Perform read access to an arbitrary address The data that is read is the hardware sequence flags. Therefore, if the value of bit 7 (the DPOL bit) of the data that was read is "1", that means the sector erase has finished.

Furthermore, it can be checked whether or not the sector erase has finished by using the TOGG bit. Figure 3-3 shows an example of the sector erase procedure for the case of using the TOGG bit for confirmation.





The time required to erase a sector is "(sector erase time + sector write time (preprogramming))  $\times$  number of sectors".

Once the sector erase operation has finished, the flash memory returns to read/reset mode.

#### <Notes>

- See Section "3.2 Automatic Algorithm" for details on the sector erase command.
- Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".
- The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.
- If a command other than the sector erase command or the erase suspended command is issued during sector erase, including the timeout interval, it is ignored.

# 3.3.5. Sector Erase Suspended Operation

This section explains the sector erase suspended operation.

When the sector erase suspended command is sent during sector erase or in the command timeout state, the flash memory makes a transition to the sector erase suspended state and temporarily suspends the erase operation.

By sending the erase restart command, the flash memory is returned to the sector erase state and can restart the suspended erase operation. However, even if the flash memory has changed from the command timeout state to the sector erase suspended state, when the erase restart command is written properly, the flash memory does not make a transition to the command timeout state but make a transition to the sector erase state and restarts the sector erase operation immediately.

# Sector Erase Suspended Operation

Sector erase is suspended in the following steps:

- 1. Write the sector erase suspended command to an arbitrary address within the address range of the flash memory during the time between the command timeout interval and the sector erase interval.
- 2. If the sector erase suspended command is issued during the command timeout interval, stop timeout immediately and suspend the erase operation. If the sector erase suspended command is issued during sector erase, it takes up to 35 μs until erasing is actually stopped.

#### <Notes>

- · See Section "3.2 Automatic Algorithm " for details on the sector erase suspended command.
- Sector erase can only be suspended during the time between the command timeout interval and the sector erase interval. Chip erase cannot be suspended. In addition, even if the sector erase suspended command is issued again during sector erase suspended, it is ignored.

# ■ State after Sector Erase Suspended

If a sector to erase is read out after sector erase suspended, the hardware sequence flag is read out. On the other hand, if a sector not to erase is read out, data of a memory cell is read out.

#### <Note>

New write and erase commands are ignored in the sector erase suspended state.

# 3.3.6. Sector Erase Restart Operation

This section explains the operation for restarting sector erase during sector erase suspended.

When the sector erase restart command is issued to an arbitrary address while sector erase is suspended, sector erase can be restarted.

When the sector erase restart command is issued, the sector erase operation during sector erase suspended is restarted.

See Section "3.2 Automatic Algorithm " for details on the sector erase restart command.

#### <Notes>

- The sector erase restart command is only valid during sector erase suspended. Even if the sector erase restart command is issued during sector erase, it is ignored.
- After the sector erase restart command is issued, it takes more than 2ms until the sector erase operation is restarted. Therefore, when erase restart and erase stop are repeated at intervals less than this time, timing limit is exceeded while no erase operation is in progress. If the sector erase suspended command is to be issued again after the sector erase restart command is issued, leave an interval more than 2ms after the sector erase restart command is issued.

# 3.4. Writing to Flash Memory in Products Equipped with ECC

This section explains the writing to flash memory in products equipped with ECC.

Because ECC (Error Correction Codes) are attached to each word in this series, writes need to be performed in blocks of words. Write the data one word at a time by writing two half-words consecutively using the following procedure. If this procedure is not followed, the data is written to the flash memory without calculating the ECC, and the written data will not be read correctly.

- 1. Set the flash access size setting to 16 bits. (FASZR: ASZ="01") Perform a dummy read, after setting the FASZR register.
- 2. Issue a write command. Write address = PA Write data = PD[15:0] See Section "3.3.2 Write Operation" for details on the write command.
- 3. Read the hardware sequence flags once. Because the correct value might not be read out immediately after issuing a command, this read value should be ignored.
- Read the hardware sequence flags until the write has finished. See Section "3.2.3 Automatic Algorithm Run States" for details on reading the hardware sequence flags.
- 5. Issue a write command. Write address = PA+2 Write data = PD[31:16] At this time, the hardware automatically calculates the ECC codes together with PD[15:0] from step 2, and also automatically writes the ECC codes at the same time.
- 6. Read the hardware sequence flags once. Because the correct value might not be read out immediately after issuing a command, this read value should be ignored.
- 7. Read the hardware sequence flags until the write has finished.
- 8. If there is more write data, return to step 2. Once finished writing all of the data, proceed to step 9.
- Switch to CPU ROM mode. Set the flash access size setting to 32 bits. (FASZR: ASZ="10")

Perform a dummy read, after setting the FASZR register.

10. Read the value that was written, and check that the correct value can be read. Furthermore, even if the correct value was read, check the flash error bits (FSTR: EER) to ensure that there have been no ECC corrections. If an ECC correction has occurred, erase the flash memory and start again from the beginning.

PA: Write address (word-aligned) PD[31:0]: Write data PD[31:16]: Upper 16 bits of the write data PD[15:0]: Lower 16 bits of the write data

# 3.5. Flash Accelerator

This section explains the Flash accelerator.

This series is equipped with Flash accelerator for instruction code to achieve 0 wait at high speed operation (MAX: 144MHz).

The Flash accelerator has the following functions:

1. Prefetch Buffer

Addresses will be prefetched to save the instructions in the prefetch buffer. The prefetch buffer consists of 64 bits  $\times$  4. If the address hits in this buffer, the value will be output with 0 Wait.

2. Trace Buffer

16Kbyte RAM is employed for trace buffer. Values read from the FLASH memory will be stored in this buffer at all times. After instruction fetch, if the value has been stored in the trace buffer, it becomes buffer hit and output the value with 0 Wait.

Flash Accelerator operating flow and the number of Wait are shown in Figure 3-4.

- Prefetch buffer access occurs at initial state. If the address do not hit in the prefetch buffer, it becomes prefetch miss. If the value has been stored in the trace buffer, it becomes buffer hit and output the value stored in the trace buffer. It requires 1 cycle of wait to switch from prefetch buffer to trace buffer, but a value will be output with 0 Wait if a buffer hit occurs.
- · If a trace buffer miss occurs, the access will be switched to one for prefetch buffer again.
- If the address do not hit in both prefetch buffer and trace buffer, 3 or 4 cycle wait for flash memory access is generated.
- When the trace buffer function is disabled by register setting (See Section "4.5 FBFCR (Flash Buffer Control Register)"), switch from prefetch buffer to trace buffer does not occur. It requires 3 or 4 cycle wait cycle for flash memory read.




Figure 3-4 Flash Accelerator operating flow

After a reset, RWT bits in FRWTR register becomes "10" to enter flash accelerator mode but trace buffer function has still been stopped. In order to activate this function, "1" must be written to BE bit in FBFCR (Flash Buffer Control Register). See "4.5 FBFCR (Flash Buffer Control Register)" for details

## 3.6. Cautions When Using Flash Memory

This section explains the cautions when using flash memory.

- If this device is reset during the write, the data that is written cannot be guaranteed. Moreover, It is necessary to prevent an unexpected reset like Watchdog Timer from occurring during the writing and deleting.
- If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), do not execute any programs in the flash memory. The correct values will not be retrieved and the program will run out of control.
- If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR) and the interrupt vector table is in the flash memory, ensure that no interrupt requests occur. The correct values will not be retrieved and the program will run out of control.
- If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), do not transition to low power consumption mode.
- If the CPU ROM mode is configured (ASZ=10) in the ASZ[1:0] bits of the flash access size register (FASZR), do not write to the flash memory.
- If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), always write to the flash memory in half-words. Do not write in bytes.
- Immediately after issuing the automatic algorithm command to the flash memory, always perform a dummy read before reading the data that is actually wanted. If data is read immediately after issuing the automatic algorithm command, the read value cannot be guaranteed.
- If you are to cause this device to make a transition to the low power consumption mode, always ensure that the operation of the flash memory automatic algorithm has finished.
   See "CHAPTER Low Power Consumption Mode" of the FM3 Peripheral Manual for details on the low power consumption mode.
- Because ECC bits are added in this series, writes are always required to be performed in units of 32 bits by using two 16-bit writes. See Section "3.4 Writing to Flash Memory in Products Equipped with ECC" for details on the procedure.
- To move this device to low power consumption mode (timer mode or stop mode) still in flash accelerator mode, be sure to execute WFI or WFE instruction in the step shown in Figure 3-5. If the step shown in Figure 3-5 is not followed, the program may go out of control without reading a correct value from the prefetch data.

Figure 3-5 Execution Step for WFI/WFE Instruction
---

asm voidWFI_ENTRY(void) { ALIGN 8 NOP.W NOP.W NOP.W WFI ; Replace "WFI" with "WFE" to execute a WFE instruction. NOP B label1 NOP NOP.W NOP.W NOP.W
WFI ; Replace "WFI" with "WFE" to execute a WFE instruction.
B label1
NOP.W
BX LR
}

# 4. Registers

This section explains the registers.

### List of Registers

Abbreviated Register Name	Register Name	Reference
FASZR	Flash Access Size Register	4.1
FRWTR	Flash Read Wait Register	4.2
FSTR	Flash Status Register	4.3
FSYNDN	Flash Sync Down Register	4.4
FBFCR	Flash Buffer Control Register	4.5
CRTRMM	CR Trimming Data Mirror Register	4.6

## 4.1. FASZR (Flash Access Size Register)

#### This section explains the FASZR.

This register configures the access size for flash memory. After reset is released, ASZ is set to "10" (32-bit read), and the flash memory enters CPU-ROM mode. To put the flash memory into CPU programming mode, set ASZ to "01".

bit	7	6	5	4	3	2	1	0
Field	Reserved							SZ
Attribute							RW	RW
Initial value							1	0

Field	Bit	Description
ASZ	1:0	Flash Access Size Specifies the access size of the flash memory. 00: Setting prohibited 01: 16-bit read/write (CPU programming mode) 10: 32-bit read (CPU ROM mode: Initial value) 11: Setting prohibited

- When ASZ is set to "01", always perform writes to flash using half-word access (16-bit access).
- Do not change this register using an instruction that is contained in the flash memory. Overwrite this register from a program in any other region except for flash memory.
- Perform a dummy read to register, after changing this register.
- When ASZ="01", BS bit and BE bit in FBFCR register are both cleared to "0", and the trace buffer function is set to OFF.

### 4.2. FRWTR (Flash Read Wait Register)

This section explains the FRWTR.

This register is meaningful when ASZ="10" (32-bit read mode). It configures the access method for flash memory.

bit	7	6	5	4	3	2	1	0
Field	Reserved							VТ
Attribute							RW	R
Initial value							0	0

Field	Bit	Description
RWT	1:0	<ul> <li>Read Wait Cycle</li> <li>Specifies the access method for flash memory.</li> <li>00: 0 cycle wait mode (0 latency)</li> <li>This setting can be used when HCLK is 72 MHz or less.</li> <li>01: Setting prohibited</li> <li>10: Flash Accelerator mode (Initial value)</li> <li>This setting must be used when HCLK is over 72 MHz.</li> <li>11: Setting prohibited</li> </ul>

In flash accelerator mode (RWT = 10), allowing operating Flash Accelerator prefetch buffer function achieves 0 Wait at high speed operational frequency (up to 144MHz).

After the Flash Accelerator mode is allowed (after "10" is written to RWT bits), allowing operating Flash Accelerator trace buffer function (See Section "4.5 FBFCR (Flash Buffer Control Register)") achieves additional progress of performance.

When HCLK is 72 MHz or less, 0 cycle wait mode (RWT = 00) is suitable for CPU operation.

- · Do not set RWT to "00" if HCLK exceeds 72 MHz.
- During RWT setting is 00 (0 cycle wait mode), HCLK must not exceed 72MHz.
- Perform a dummy read to register, after changing this register.

## 4.3. FSTR (Flash Status Register)

#### This section explains the FSTR.

This is a status register of flash memory.

bit	7	6	5	4	3	2	1	0
Field			Reserved	EER	HNG	RDY		
Attribute				RW	R	R		
Initial value						0	0	Х

#### [bit7:3] Reserved bits

The read values are undefined. Ignored on write.

#### [bit2] ERR: Flash ECC Error

This bit is set to "1" if ECC error correction occurs.

Field	Bit	Description
EER	2	<ul> <li>Flash ECC Error</li> <li>On read:</li> <li>0: Correction due to an ECC error has not occurred.</li> <li>1: Correction due to an ECC error has occurred.</li> <li>On write:</li> <li>0: Clears this bit.</li> <li>1: Ignored.</li> </ul>

#### [bit1] HNG: Flash Hang

Indicates whether the flash memory is in the HANG state. Flash memory enters the HANG state if the timing is exceeded (See "[bit5] TLOV: Timing Limit Exceeded Flag Bit"). If this bit becomes "1", issue a reset command (See Section "3.2.1 Command Sequences").

Because the correct value might not be read out immediately after issuing an automatic algorithm command, ignore the value of this bit as read out the first time after a command is issued.

Field	Bit	Description
HNG	1	Flash Hang 0: The flash memory HANG state has not been detected. 1: The flash memory HANG state has been detected.

#### [bit0] RDY: Flash Rdy

Indicates whether a flash memory write or erase operation using the automatic algorithm is in progress or finished. While an operation is in progress, data cannot be written and the flash memory cannot be erased.

Field	Bit	Description
RDY	0	Flash Rdy 0: Operation in progress (cannot write or erase) 1: Operation finished (can write or erase)

Because the correct value might not be read immediately after an automatic algorithm command is issued, ignore the value of this bit as read the first time after a command is issued.

## 4.4. FSYNDN (Flash Sync Down Register)

This section explains the FSYNDN.

The wait cycle is inserted in the read access to the flash memory at the CPU ROM mode. Current consumption can be reduced by decreasing the access clock frequency of the flash memory.

bit	7	6	5	4	3	2	1	0
Field		Reserved		SD				
Attribute			RW	RW	RW			
Initial value						0	0	0

Field	Bit	Description
SD	2:0	0b000: 0 (Initial value) 0b001: +1 wait 0b010: Setting prohibited 0b011: +3 wait 0b100: Setting prohibited 0b101: +5 wait 0b110: Setting prohibited 0b111: +7 wait

The number of wait set by this bit is added to the RWT bits of the flash read wait register (FRWTR).

Example)

in case of RWT=0b00(0cycle wait) and SD=0b011, 0+3=3 wait

- This register is valid only when RWT bits in FRWTR register is set to "00". In Flash Accelerator mode (RWT=10), the value of this register is ignored.
- · Perform a dummy read to register, after changing this register.

### 4.5. FBFCR (Flash Buffer Control Register)

This section explains the FBFCR.

In flash accelerator mode (RWT = 10 in FRWTR register), allowing operating FLASH Accelerator trace buffer function by this register will further improve the performance.

bit	7	6	5	4	3	2	1	0
Field			Rese	erved			BS	BE
Attribute							R	RW
Initial value							0	0

Field	Bit	Description
BS	1	Buffer Status 0: Trace buffer function is in stop or in initializing. 1: Trace buffer function operation is allowed.
BE	0	Buffer Enable 0: Trace buffer function will be stopped. 1: Trace buffer function will be stopped.

After the trace buffer function operation is allowed (after "1" is written to BE bit), trace buffer initialization will be started. After HCLK  $\times$  2049 cycles, the initialization will be completed and the trace buffer enters into operation. BS bit will be set to "1" at this time.

The prefetch buffer will still be functioning while initializing the trace buffer (BE = 1 and BS = 0), allowing access to the flash memory. When changed to BS =1 and the trace buffer is in operation, the trace buffer will automatically start tracing.

### 4.6. CRTRMM (CR Trimming Data Mirror Register)

#### This section explains the CRTRMM.

This is the mirror register of the CR trimming data.

A value of this register can be used in the user mode and the serial writer mode.

bit	31		9	0
Field	Reserv	ed	TRM	М
Attribute			R	
Initial value			*	

#### [bit9:0] TRMM : CR Trimming Data Mirror Register

After reset is released, store the data in an address of 0x101004 of the flash memory region into this register. See "CHAPTER High-Speed CR Trimming" of the FM3 Peripheral Manual for details on the High-Speed CR trimming data.

Field	Bit	Description
TRMM	9:0	*: Reads out lower 10 bits of an address of 0x101004.

#### <Note>

After the flash memory is lost, as this register is cleared when reset is issued in a chip, the stored CR trimming data is lost. Therefore, before this register is cleared, save the CR trimming data stored in the register on the RAM, etc.

# **CHAPTER: Flash Security**

The flash security feature provides possibilities to protect the content of the flash memory.

This section describes the overview and operations of the flash security.

- 1. Overview
- 2. Operation Explanation

Administration code: 9BF500SECURITY-E01.1

### 1. Overview

This section explains the overview of the flash security.

If the protection code of 0x0001 is written in the security code area of flash memory, access to the flash memory is restricted. Once the flash memory is protected, performing the chip erase operation only can unlock the function otherwise read/write access to the flash memory from any external pins is not possible.

This function is suitable for applications requiring security of self-containing program and data stored in the flash memory.

Table 1-1 shows the address and the protection code of the security code.

#### Table 1-1 Address and protection code of security code

Address	Protection Code
0x0010_0000	0x0001

## 2. Operation Explanation

This section explains the operation of the flash security.

### Setting Security

Write the protection code 0x0001 in address of the security code. The security is enabled and set after all the reset factors are generated or after turning on the power again.

### Releasing Security

The security is released by all the reset factors or turning on the power again after performing the chip erase.

### Operation with Security Enabled

The operations with security enabled vary depending on each mode.

Table 2-1 shows the security operations in each mode.

#### Table 2-1 Flash Operation with Security Enabled

	Access to flash			Access	
Mode	Mode pin MD[1:0]	Chip erase	Other commands	Read	from JTAG pins
User mode	"00"	Enabled	Enabled	Valid data	Disabled
Serial writer mode	"01"	Enabled	Disabled	Invalid data	Disabled

- Writing the protection code is generally recommended to take place at the end of the flash programming. This is to avoid unnecessary protection during the programming.
- In user mode, there is no limit to flash memory even during security is enabled. However, JTAG pins are fixed not to access internally from these pins during security is enabled. To release security, perform the chip erase operation using a serial writer because the security cannot be released through JTAG pins.
- $\cdot$  When security enabled, the obstruction analysis of the flash memory cannot be performed.

# **CHAPTER: Serial Programming Connection**

This series supports serial onboard write (Fujitsu Semiconductor standard) to flash memory. This chapter explains the basic configuration for serial write to flash memory by using the Fujitsu Semiconductor Serial Programmer.

1. Serial Programmer

Administration code: 9BF610T\_FSP-E01.0

### 1. Serial Programmer

Fujitsu Semiconductor Serial Programmer (software) is an onboard programming tool for all microcontrollers with built-in flash memory.

Two types of Serial Programmer are available according to the PC interface (RS-232C or USB) used. Choose the type according to your environment.

Onboard write is possible with the product which USB function is installed by connecting the PC and microcontroller directly without performing USB-serial conversion.

1.1 Basic Configuration

1.2 Pins Used

## **1.1. Basic Configuration**


This section explains the basic configuration.

### Basic Configuration of FUJITSU SEMICONDUCTOR MCU Programmer (Clock Asynchronous Serial Write)

FUJITSU SEMICONDUCTOR MCU Programmer writes data, through clock asynchronous serial communication, to built-in flash memory of a microcontroller installed in the user system when the PC and the user system are connected through RS-232C cable.


Figure 1-1 shows the basic configuration of FUJITSU SEMICONDUCTOR MCU Programmer, and Table 1-1 lists the system configuration.

### Figure 1-1 Basic Configuration of FUJITSU SEMICONDUCTOR MCU Programmer



### Table 1-1 System Configuration of FUJITSU SEMICONDUCTOR MCU Programmer

Name	Specifications
FUJITSU SEMICONDUCTOR MCU Programmer	Software (In case you request the data, contact to FUJITSU sales representatives.)
RS-232C cable	Sold on the market.



### Figure 1-2 Connection Example using FUJITSU SEMICONDUCTOR MCU Programmer

### Table 1-2 Oscillating frequency and communication baud rate available for clock asynchronous serial communication

Source Oscillating Frequency	Communication Baud Rate
4MHz	9600bps
8MHz	19200bps
16MHz	38400bps
24MHz	57600bps
48MHz	115200bps

### Basic Configuration of FUJITSU USB DIRECT Programmer (USB Serial Write)

FUJITSU USB DIRECT Programmer writes data, through USB communication mode, to built-in flash memory of a microcontroller when the PC and the user system are connected through a USB cable.

Figure 1-3 shows the basic configuration of FUJITSU USB DIRECT Programmer, and Table 1-3 lists the system configuration.

### Figure 1-3 Basic Configuration of FUJITSU USB DIRECT Programmer




### Table 1-3 System Configuration of FUJITSU USB DIRECT Programmer


Name	Specifications
FUJITSU USB DIRECT Programmer	Software (In case you request the data, contact to FUJITSU sales representatives.)
USB cable	Sold on the market.

For connection examples, see the manual (help section) of FUJITSU USB DIRECT Programmer.

# Figure 1-4 Connection example using FUJITSU USB DIRECT Programmer (own power supply is used)



# Figure 1-5 Connection example using FUJITSU USB DIRECT Programmer (bus power supply is used)



## 1.2. Pins Used

This section explains the used pins.

Pins	Function	Supplement
MD0, MD1	Mode pin	Performing an external reset or turning on the power after setting MD0=H and MD1=L enters the serial write mode. When attaching a pull-up or pull-down resistor, avoid long wiring.
X0, X1	Oscillation pin	See the "Data Sheet" for the source oscillation clock (main clock) frequencies that can be used in serial write mode. (Restrictions apply to clock asynchronous communication. For details, see Table 1-2.)
P22/SOT0_0	UART serial data output pin/ USB source oscillating frequency select pin	When the communication mode is set to UART, this pin becomes a serial data output pin when communication begins after the serial write mode is activated. When the communication mode is set to USB, this pin controls the frequency for source oscillation clock. P22=L : source oscillation frequency : 4MHz P22=H : source oscillation frequency: 48MHz
P21/SIN0_0	Clock synchronous/ asynchronous select pin/UART serial data input pin	Setting the input level of this pin to "H" until the start of communication enables the clock asynchronous communication mode, and setting it to "L" enables the clock synchronous communication mode. When the communication mode is set to UART, this pin can be used as a serial data input pin when communication begins after the serial write mode is activated.
P60/INT15_1	Communication mode select pin	The communication mode is determined by the input level of this pin at reset to shift to the serial write mode. Setting this pin to "H" enables the USB communication mode, and setting it to "L" enables the UART communication mode.
P61/UHCONX	Pull-up control pin for UDP0	This pin controls the pull-up of USB side (+) when the communication mode is USB. UHCONX=L : Connect the pull-up resistor UHCONX=H : Disconnect the pull-up resistor
UDP0	USB ch.0 I/O pin	This pin becomes an input/output pin of USB side (+) when the communication mode is set to USB.
UDM0	USB ch.0 I/O pin	This pin becomes an input/output pin of USB side (-) when the communication mode is set to USB.
INITX	Reset pin	-
VCC	Power supply pin	For writing, supply power to the microcontroller from the user system.
USBVCC0	Power supply pin for USB ch.0 I/O	Do not apply supply voltage exceeding the maximum rating of 4.0V.
VSS	GND pin	-

MN706-00014-1v0-E

FUJITSU SEMICONDUCTOR • CONTROLLER MANUAL

FM3 Family

32-BIT MICROCONTROLLER

MB9B110T/210T/310T/410T/510T/610T Series

FLASH PROGRAMMING MANUAL

September 2011 the first edition

### Published FUJITSU SEMICONDUCTOR LIMITED

Edited Sales Promotion Dept.