# 8-BIT MICROCONTROLLER New 8FX MB95630H Series HARDWARE MANUAL



## 8-BIT MICROCONTROLLER New 8FX MB95630H Series HARDWARE MANUAL

For the information for microcontroller supports, see the following website.

http://edevice.fujitsu.com/micom/en-support/

**FUJITSU SEMICONDUCTOR LIMITED** 

## PREFACE

#### The Purpose and Intended Readership of This Manual

Thank you very much for your continued special support for Fujitsu Semiconductor products.

The MB95630H Series is a line of products developed as general-purpose products in the New 8FX family of proprietary 8-bit single-chip microcontrollers applicable as application-specific integrated circuits (ASICs). The MB95630H Series can be used for a wide range of applications from consumer products including portable devices to industrial equipment.

Intended for engineers who actually develop products using the MB95630H Series of microcontrollers, this manual describes its functions, features, and operations. You should read through the manual.

This manual is written to explain the respective configurations and operations of peripheral functions, but not to provide specifications of a device.

For detailed specifications of a device, refer to its data sheet.

For details on individual instructions, refer to "F<sup>2</sup>MC-8FX Programming Manual".

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### Trademark

The company names and brand names in this document are the trademarks or registered trademarks of their respective owners.

#### Sample Programs

Fujitsu Semiconductor provides sample programs free of charge to operate the peripheral resources of the New 8FX family of microcontrollers. Feel free to use such sample programs to check the operational specifications and usages of Fujitsu microcontrollers.

Note that sample programs are subject to change without notice. As these pieces of software are offered to show standard operations and usages, evaluate them sufficiently before use with your system. Fujitsu Semiconductor assumes no liability for any damages whatsoever arising out of the use of sample programs.

## How to Use This Manual

#### ■ Finding a Function

The following methods can be used to search for details of a function in this manual:

- Searching from CONTENTS
  - CONTENTS lists the contents in this manual in the order of description.
- Searching from registers

The address at which a register is located is not mentioned in this manual. To check the address of a register, refer to "■ I/O MAP" in the device data sheet.

#### Chapters

This manual explains one peripheral function in one chapter.

#### Terminology

This manual uses the following terminology.

Term	Term Explanation	
Word	Indicates an access in unit of 16 bits.	
Byte	Indicates an access in unit of 8 bits.	

#### Notations

The notations in "
Register Configuration" in this manual are explained below:

- bit: bit number
- Field: bit field name
- · Attribute: Attributes for read access and write access of each bit
  - R: Read-only
  - W: Write-only
  - R/W: Readable/Writable
  - —: Undefined
- Initial value: Initial value of a bit after a reset
  - 0: The initial value is "0".
  - 1: The initial value is "1".
  - X: The initial value is undefined.

Multiple bits are indicated in this manual in the following way.

- Example 1: bit7:0 represents bit7 to bit0.
- Example 2: SCM[2:0] represents SCM2 to SCM0.

The values such as those indicating addresses are written in this manual in the following ways:

- Hexadecimal number: The prefix "0x" is attached to the beginning of a value (e.g.: 0xFFFF).
- Binary number: The prefix "0b" is attached to the beginning of a value (e.g.: 0b1111).
- Decimal number: Only the number is used (e.g.: 1234).

In this manual, "n" in a pin name and a register abbreviation represents the channel number.

• The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

- The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.
- Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
- The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
- Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
- The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Copyright © 2011-2012 FUJITSU SEMICONDUCTOR LIMITED All rights reserved.

## CONTENTS

СНАРТ	ER 1	MEMORY ACCESS MODE	1
1.1	Memory	y Access Mode	2
CHAPT	ER 2	CPU	3
2.1	Dedicat	ed Registers	. 4
2.1.1	1 Regi	ister Bank Pointer (RP)	6
2.1.2	2 Dire	ct Bank Pointer (DP)	. 7
2.1.3	3 Con	dition Code Register (CCR)	. 9
2.2		I-purpose Register	
2.3		ent of 16-bit Data in Memory	
СНАРТ	ER 3	CLOCK CONTROLLER	15
3.1	Overvie	9W	16
3.2	Oscillati	ion Stabilization Wait Time	24
3.3	Registe	rs	27
3.3.1	1 Syst	em Clock Control Register (SYCC)	28
3.3.2	2 PLL	Control Register (PLLC)	29
3.3.3	3 Osci	illation Stabilization Wait Time Setting Register (WATR)	30
3.3.4	4 Stan	ndby Control Register (STBC)	32
3.3.5	5 Syst	em Clock Control Register 2 (SYCC2)	34
3.3.6	-	ndby Control Register 2 (STBC2)	
3.4	Clock N	Nodes	37
3.5	Operati	ons in Low Power Consumption Mode (Standby Mode)	41
3.5.	•	es on Using Standby Mode	
3.5.2	2 Slee	p Mode	48
3.5.3	3 Stop	Mode	49
3.5.4	•	e-base Timer Mode	
3.5.5	5 Wate	ch Mode	53
3.6		Dscillator Circuit	
3.7	Overvie	w of Prescaler	55
3.8	Configu	Iration of Prescaler	56
3.9	•	on of Prescaler	
3.10	•	on Using Prescaler	
СНАРТ	ER 4	RESET	61
4.1		Dperation	
4.2		۲	
4.2.	-	et Source Register (RSRR)	
4.3		on Using Reset	
СНАРТ	FR 5	INTERRUPTS	71
5.1		ots	
5.1.	•	rrupt Level Setting Registers (ILR0 to ILR5)	
5.1.2		rupt Processing	
J.1.4		Tupt 1 10003511g	10

5.1.3	3 Nested Interrupts	77
5.1.4	•	
5.1.		
5.1.6		
СНАРТ	ER 6 I/O PORT	81
6.1	Overview	82
6.2	Configuration and Operations	83
СНАРТ	ER 7 TIME-BASE TIMER	87
7.1	Overview	88
7.2	Configuration	89
7.3	Interrupt	
7.4	Operations and Setting Procedure Example	
7.5	Register	
7.5.1	1 Time-base Timer Control Register (TBTC)	96
7.6	Notes on Using Time-base Timer	
СНАРТ	ER 8 HARDWARE/SOFTWARE WATCHDOG TIMER	99
8.1	Overview	100
8.2	Configuration	101
8.3	Operations and Setting Procedure Example	103
8.4	Register	106
8.4.	1 Watchdog Timer Control Register (WDTC)	107
8.5	Notes on Using Watchdog Timer	109
СНАРТ	ER 9 WATCH PRESCALER	111
9.1	Overview	112
9.2	Configuration	113
9.3	Interrupt	
9.4	Operations and Setting Procedure Example	116
9.5	Register	
9.5.1	-	
9.6	Notes on Using Watch Prescaler	
СНАРТ	ER 10 WILD REGISTER FUNCTION	123
10.1	Overview	
10.2	Configuration	
10.3	Operations	
10.4	Registers	
10.4	-	
10.4		
10.4		
10.4		
10.5	Typical Hardware Connection Example	
СНАРТ	ER 11 8/16-BIT COMPOSITE TIMER	
11.1	Overview	
11.2	Configuration	

	11.3	Channel	141
	11.4	Pins	142
	11.5	Interrupts	143
	11.6	Operation of Interval Timer Function (One-shot Mode)	144
	11.7	Operation of Interval Timer Function (Continuous Mode)	
	11.8	Operation of Interval Timer Function (Free-run Mode)	148
	11.9	Operation of PWM Timer Function (Fixed-cycle mode)	150
	11.10	Operation of PWM Timer Function (Variable-cycle Mode)	
	11.11	Operation of PWC Timer Function	
	11.12	Operation of Input Capture Function	
	11.13	Operation of Noise Filter	
		Registers	
		.1 8/16-bit Composite Timer Status Control Register 0 (Tn0CR0/Tn1CR0)	
		.2 8/16-bit Composite Timer Status Control Register 1 (Tn0CR1/Tn1CR1)	
		.3 8/16-bit Composite Timer Timer Mode Control Register (TMCRn)	
		.4 8/16-bit Composite Timer Data Register (Tn0DR/Tn1DR)	
	11.15	Notes on Using 8/16-bit Composite Timer	173
C		R 12 EXTERNAL INTERRUPT CIRCUIT	175
	12.1	Overview	
	12.2	Configuration	
	12.3	Channels	
	12.4	Pin	
	12.5	Interrupt	
	12.6	Operations and Setting Procedure Example	
	12.7	Register	
	12.7.1	•	
	12.8	Notes on Using External Interrupt Circuit	
C	HAPTE	ER 13 INTERRUPT PIN SELECTION CIRCUIT	
	13.1	Overview	188
	13.2	Configuration	
	13.3	Pins	
	13.4	Operation	
	13.5	Register	
	13.5.1	· · · · · · · · · · · · · · · · · · ·	
	13.6	Notes on Using Interrupt Pin Selection Circuit	196
С	НАРТЕ	ER 14 LIN-UART	197
•	14.1	Overview	
	14.2	Configuration	
	14.3	Pins	
	14.4	Interrupts	
	14.4.1	·	
	14.4.2		
	14.5	LIN-UART Baud Rate	
	14.5.1		
	14.5.2	C C	
	14.6	Operations of LIN-UART and LIN-UART Setting Procedure Example	221

14.6.	1 Operations in Asynchronous Mode (Operating Mode 0, 1)	223
14.6.	2 Operations in Synchronous Mode (Operating Mode 2)	227
14.6.	3 Operations of LIN function (Operating Mode 3)	231
14.6.	4 Serial Pin Direct Access	234
14.6.	5 Bidirectional Communication Function (Normal Mode)	235
14.6.	6 Master/Slave Mode Communication Function (Multiprocessor Mode)	237
14.6.	7 LIN Communication Function	240
14.6.	8 Examples of LIN-UART LIN Communication Flow Chart (Operating Mode 3)	241
14.7	Registers	243
14.7.	1 LIN-UART Serial Control Register (SCR)	244
14.7.	2 LIN-UART Serial Mode Register (SMR)	246
14.7.	3 LIN-UART Serial Status Register (SSR)	248
14.7.	4 LIN-UART Receive Data Register/LIN-UART Transmit Data Register (RDR/TDR)	250
14.7.	<b>3</b> ( )	
14.7.	6 LIN-UART Extended Communication Control Register (ECCR)	255
14.7.	7 LIN-UART Baud Rate Generator Registers 1, 0 (BGR1, BGR0)	257
14.8	Notes on Using LIN-UART	258
CHAPTI	ER 15 8/10-BIT A/D CONVERTER	263
15.1	Overview	264
15.2	Configuration	265
15.3	Pin	267
15.4	Interrupt	268
15.5	Operations and Setting Procedure Example	269
15.6	Registers	
15.6.	1 8/10-bit A/D Converter Control Register 1 (ADC1)	273
15.6.	2 8/10-bit A/D Converter Control Register 2 (ADC2)	275
15.6.	3 8/10-bit A/D Converter Data Register (Upper/Lower) (ADDH/ADDL)	277
15.7	Notes on Using 8/10-bit A/D Converter	278
CHAPTE	ER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT	281
16.1	Overview	282
16.2	Configuration	283
16.3	Pins	284
16.4	Operation	285
16.5	Register	286
16.5.	1 LVD Reset Voltage Selection ID Register (LVDR)	287
CHAPTI	ER 17 CLOCK SUPERVISOR COUNTER	
17.1	Overview	
17.2	Configuration	
17.3	Operations	
17.4	Registers	
17.4.	5 5 ( ,	
17.4.	5 5 ( )	
17.5	Notes on Using Clock Supervisor Counter	302
<u></u>		o
	ER 18 8/16-BIT PPG	
18.1	Overview	306

18.2	Configuration	. 307
18.3	Channel	. 309
18.4	Pins	. 310
18.5	Interrupt	. 311
18.6	Operations and Setting Procedure Example	. 312
18.6.	1 8-bit PPG Independent Mode	. 313
18.6.2	2 8-bit Prescaler + 8-bit PPG Mode	. 315
18.6.3	3 16-bit PPG Mode	. 317
18.7	Registers	. 320
18.7.	1 8/16-bit PPG timer n1 Control Register (PCn1)	. 321
18.7.2	2 8/16-bit PPG timer n0 Control Register (PCn0)	. 323
18.7.3	8/16-bit PPG timer n1/n0 Cycle Setup Buffer Register (PPSn1/PPSn0)	. 325
18.7.4	4 8/16-bit PPG timer n1/n0 Duty Setup Buffer Register (PDSn1/PDSn0)	. 326
18.7.	<b>o</b> ( )	
18.7.0	8 8/16-bit PPG Output Reverse Register (REVC)	. 329
18.8	Notes on Using 8/16-bit PPG	. 331
CHAPTE	ER 19 16-BIT PPG TIMER	333
19.1	Overview	. 334
19.2	Configuration	. 335
19.3	Channel	. 337
19.4	Pins	. 338
19.5	Interrupts	. 339
19.6	Operations and Setting Procedure Example	. 340
19.7	Registers	. 344
19.7.	1 16-bit PPG Downcounter Register (Upper/Lower) (PDCRHn/PDCRLn)	. 345
19.7.2	2 16-bit PPG Cycle Setting Buffer Register (Upper/ Lower) (PCSRHn/PCSRLn)	. 346
19.7.3	<b>y b v i i i i i i i i i i</b>	
19.7.4	16-bit PPG Status Control Register (Upper) (PCNTHn)	. 348
19.7.	5 16-bit PPG Status Control Register (Lower) (PCNTLn)	. 350
19.8	Notes on Using 16-bit PPG Timer	. 352
CHAPTE	ER 20 16-BIT RELOAD TIMER	
20.1	Overview	. 354
20.2	Configuration	. 356
20.3	Channel	. 358
20.4	Pins	. 359
20.5	Interrupt	. 360
20.6	Operations and Setting Procedure Example	. 361
20.6.	1 Internal Clock Mode	. 363
20.6.2	2 Event Count Mode	. 367
20.7	Registers	. 369
20.7.	5 (11 )( )	
20.7.2	5 ( ) ( )	
20.7.3	<b>5</b> (11 ) (1 )	
20.7.4	16-bit Reload Timer Reload Register (Upper/Lower) (TMRLRHn/TMRLRLn)	. 375
20.8	Notes on Using 16-bit Reload Timer	. 376

СНАРТЕ	ER 21 MULTI-PULSE GENERATOR	377
21.1	Overview	. 378
21.2	Block Diagram	. 381
21.3	Pins	. 389
21.4	Interrupts	. 390
21.5	Operations	. 392
21.5.	1 Operation of Position Detection	. 394
21.5.2	1	. 396
21.5.3	(OPDBRHx/OPDBRLx)	
21.5.4		
	5.4.1 At OPDBRH0 and OPDBRL0 Write	
	5.4.2 At 16-bit Reload Timer Underflow	
	5.4.3 At Position Detection	
	5.4.4 At Position Detection and Timer Underflow	
	5.4.5 At Position Detection or Timer Underflow	
	5.4.6 At One-shot Position Detection	
	5.4.7 When One-shot Position Detection and Reload Timer Underflow	
	5.4.8 When One-shot Position Detection or Reload Timer Underflow	
21.5.		
21.5.6		
21.5.7		
21.6		
21.6.		
21.6.2		
21.6.3		
	5.3.1 16-bit MPG Output Data Register (Upper) (OPDUR)	
∠1.c 21.6.4	5.3.2 16-bit MPG Output Data Register (Lower) (OPDLR)	
	4 16-bit MPG Output Data Buffer Register (Upper/Lower) (OPDBRHx/OPDBRLx) 6.4.1 16-bit MPG Output Data Buffer Register (Upper) (OPDBRHx)	
	5.4.2 16-bit MPG Output Data Buffer Register (Lower) (OPDBRLx)	
21.6.		
	6.5.1 16-bit MPG Input Control Register (Upper) (IPCUR)	
	5.5.2 16-bit MPG Input Control Register (Lower) (IPCCR)	
21.6.6		
21.6.7		
21.6.8		
21.6.9		
21.7	Notes on Using Multi-pulse Generator	
21.8	Sample Program for Multi-pulse Generator	
2110		02
	ER 22 UART/SIO	
22.1	Overview	
22.2	Configuration	
22.3	Channel	
22.4	Pins	
22.5	Interrupts	
22.6	Operations and Setting Procedure Example	
22.6.	1 Operations in Operation Mode 0	. 463

22.6.2	Operations in Operation Mode 1	470
22.7 R	egisters	
22.7.1	UART/SIO Serial Mode Control Register 1 (SMC1n)	. 477
22.7.2	UART/SIO Serial Mode Control Register 2 (SMC2n)	
22.7.3	UART/SIO Serial Status and Data Register (SSRn)	481
22.7.4	UART/SIO Serial Input Data Register (RDRn)	483
22.7.5	UART/SIO Serial Output Data Register (TDRn)	484
		405
-	<b>23</b> UART/SIO DEDICATED BAUD RATE GENERATOR	
	verview	
	hannel	
	perations	
	egisters	
23.4.1	UART/SIO Dedicated Baud Rate Generator Prescaler Select Register (PSSRn)	
23.4.2	UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSRn)	. 491
CHAPTEF	24 I <sup>2</sup> C BUS INTERFACE	493
	verview	
24.2 C	onfiguration	. 495
	hannel	
	ins	
	iterrupts	
	perations and Setting Procedure Example	
24.6.1	l <sup>2</sup> C Bus Interface	
24.6.2	Function to Wake up the MCU from Standby Mode	
24.7 R	egisters	
24.7.1	I <sup>2</sup> C Bus Control Register 0 (IBCR0n)	
24.7.2	I <sup>2</sup> C Bus Control Register 1 (IBCR1n)	
24.7.3	I <sup>2</sup> C Bus Status Register (IBSRn)	
24.7.4	I <sup>2</sup> C Data Register (IDDRn)	
24.7.5	I <sup>2</sup> C Address Register (IAARn)	525
24.7.6	I <sup>2</sup> C Clock Control Register (ICCRn)	
24.8 N	otes on Using I <sup>2</sup> C Bus Interface	
_		
CHAPTER		
	ector/Bank Configuration	
	voking Flash Memory Automatic Algorithm	
	hecking Automatic Algorithm Execution Status	
25.4.1	Data Polling Flag (DQ7)	
25.4.2	Toggle Bit Flag (DQ6)	
25.4.3	Execution Timeout Flag (DQ5)	
25.4.4	Sector Erase Timer Flag (DQ3)	
25.4.5	Toggle Bit2 Flag (DQ2)	
	rogramming/Erasing Flash Memory	
25.5.1	Placing Flash Memory in Read/Reset State	
25.5.2	Programming Data to Flash Memory	
25.5.3	Erasing All Data from Flash Memory (Chip Erase)	
25.5.4	Erasing Specific Data from Flash Memory (Sector Erase)	550

25.5.	5 Suspending Sector Erase from Flash Memory	552
25.5.	6 Resuming Sector Erase of Flash Memory	553
25.5.	7 Unlock Bypass Program	554
25.6	Operations	555
25.7	Flash Security	557
25.8	Registers	558
25.8.	1 Flash Memory Status Register 2 (FSR2)	559
25.8.	2 Flash Memory Status Register (FSR)	562
25.8.	3 Flash Memory Sector Write Control Register 0 (SWRE0)	565
25.8.	4 Flash Memory Status Register 3 (FSR3)	567
25.8.	5 Flash Memory Status Register 4 (FSR4)	568
25.9	Notes on Using Dual Operation Flash Memory	576
СНАРТ	ER 26 NON-VOLATILE REGISTER (NVR) INTERFACE	577
26.1	Overview	578
26.2	Configuration	579
26.3	Registers	580
26.3.	1 Main CR Clock Trimming Register (Upper) (CRTH)	581
26.3.	2 Main CR Clock Trimming Register (Lower) (CRTL)	582
26.3.	3 Main CR Clock Temperature Dependent Adjustment Register (CRTDA)	583
26.3.	4 Watchdog Timer Selection ID Register (Upper/Lower) (WDTH/WDTL)	584
26.4	Notes on Main CR Clock Trimming	585
26.5	Notes on Using NVR Interface	587
СНАРТ	ER 27 COMPARATOR	589
<b>CHAPT</b> 27.1	ER 27 COMPARATOR	
		590
27.1	Overview	590 591
27.1 27.2	Overview Configuration	590 591 593
27.1 27.2 27.3	Overview Configuration Pins	590 591 593 594
27.1 27.2 27.3 27.4	Overview Configuration Pins Interrupt	590 591 593 594 595
27.1 27.2 27.3 27.4 27.5	Overview Configuration Pins Interrupt Operations and Setting Procedure Example Register	590 591 593 594 595 596
27.1 27.2 27.3 27.4 27.5 27.6 27.6	Overview Configuration Pins Interrupt Operations and Setting Procedure Example Register 1 Comparator Control Register (CMR0C) ER 28 SYSTEM CONFIGURATION CONTROLLER	590 591 593 594 595 596 597 <b>599</b>
27.1 27.2 27.3 27.4 27.5 27.6 27.6	Overview Configuration Pins Interrupt Operations and Setting Procedure Example Register 1 Comparator Control Register (CMR0C) ER 28 SYSTEM CONFIGURATION CONTROLLER Overview	590 591 593 594 595 596 597 599 600
27.1 27.2 27.3 27.4 27.5 27.6 27.6 27.6.	Overview Configuration Pins Interrupt Operations and Setting Procedure Example Register 1 Comparator Control Register (CMR0C) ER 28 SYSTEM CONFIGURATION CONTROLLER Overview Register	590 591 593 594 595 596 597 599 600 601
27.1 27.2 27.3 27.4 27.5 27.6 27.6 27.6. 27.6.	Overview       Configuration         Pins       Interrupt         Interrupt       Operations and Setting Procedure Example         Register       Register         1       Comparator Control Register (CMR0C)         ER 28       SYSTEM CONFIGURATION CONTROLLER         Overview       Register         1       System Configuration Register (SYSC)	590 591 593 594 595 596 597 <b> 599</b> 600 601 602
27.1 27.2 27.3 27.4 27.5 27.6 27.6 27.6. 27.6. 28.1 28.2	Overview Configuration Pins Interrupt Operations and Setting Procedure Example Register 1 Comparator Control Register (CMR0C) ER 28 SYSTEM CONFIGURATION CONTROLLER Overview Register	590 591 593 594 595 596 597 <b> 599</b> 600 601 602
27.1 27.2 27.3 27.4 27.5 27.6 27.6. 27.6. 27.6. 28.1 28.2 28.2 28.2. 28.3 <b>APPEN</b>	Overview       Configuration         Pins       Interrupt         Operations and Setting Procedure Example       Register         1       Comparator Control Register (CMR0C)         2       ER 28 SYSTEM CONFIGURATION CONTROLLER         Overview       Register         1       System Configuration Register (SYSC)         Notes on Using Controller       DIX	590 591 593 594 595 596 597 599 600 601 602 604 605
27.1 27.2 27.3 27.4 27.5 27.6 27.6. 27.6. 27.6. 28.1 28.2 28.2 28.2. 28.3 <b>APPEN</b>	Overview       Configuration         Pins       Interrupt         Operations and Setting Procedure Example       Register         1       Comparator Control Register (CMR0C) <b>ER 28 SYSTEM CONFIGURATION CONTROLLER</b> Overview         Register       Interrupt         1       System Configuration Register (SYSC)         Notes on Using Controller       Interrupt         NDIX A Instruction Overview       Interrupt	590 591 593 594 595 596 596 597 <b>599</b> 600 601 604 605 606
27.1 27.2 27.3 27.4 27.5 27.6 27.6. 27.6. 27.6. 28.1 28.2 28.2 28.2. 28.3 <b>APPEN</b>	Overview       Configuration         Pins       Interrupt         Operations and Setting Procedure Example       Register         1       Comparator Control Register (CMR0C)         ER 28       SYSTEM CONFIGURATION CONTROLLER         Overview       Register         1       System Configuration Register (SYSC)         Notes on Using Controller       DIX         NDIX A Instruction Overview       Addressing	590 591 593 594 595 596 597 <b> 599</b> 600 601 602 604 <b> 605</b> 606
27.1 27.2 27.3 27.4 27.5 27.6 27.6. 27.6. <b>CHAPT</b> 28.1 28.2 28.2 28.3 <b>APPEN</b> A.1 A.2	Overview       Configuration         Pins       Interrupt         Operations and Setting Procedure Example       Register         1       Comparator Control Register (CMR0C)         ER 28       SYSTEM CONFIGURATION CONTROLLER         Overview       Register         1       System Configuration Register (SYSC)         Notes on Using Controller       DIX         NDIX A Instruction Overview       Addressing         Special Instruction       Special Instruction	590 591 593 594 595 596 597 <b> 599</b> 600 601 602 604 <b> 605</b> 609 609 613
27.1 27.2 27.3 27.4 27.5 27.6 27.6 27.6 27.6 27.6 28.1 28.2 28.3 <b>CHAPT</b> 28.2 28.3 <b>APPEN</b> APPEI A.1 A.2 A.3	Overview         Configuration         Pins         Interrupt         Operations and Setting Procedure Example         Register         1       Comparator Control Register (CMR0C)         ER 28 SYSTEM CONFIGURATION CONTROLLER         Overview         Register         1       System Configuration Register (SYSC)         Notes on Using Controller         DIX         NDIX A Instruction Overview         Addressing         Special Instruction         Bit Manipulation Instructions (SETB, CLRB)	590 591 593 594 595 596 596 597 <b>599</b> 600 601 604 604 605 606 609 613 617
27.1 27.2 27.3 27.4 27.5 27.6 27.6. 27.6. <b>CHAPT</b> 28.1 28.2 28.2 28.3 <b>APPEN</b> A.1 A.2	Overview       Configuration         Pins       Interrupt         Operations and Setting Procedure Example       Register         1       Comparator Control Register (CMR0C)         ER 28       SYSTEM CONFIGURATION CONTROLLER         Overview       Register         1       System Configuration Register (SYSC)         Notes on Using Controller       DIX         NDIX A Instruction Overview       Addressing         Special Instruction       Special Instruction	590 591 593 594 595 596 597 <b> 599</b> 600 601 602 604 <b> 605</b> 606 609 617 618

## Major revisions in this edition

A change on a page is indicated by a vertical line drawn on the left of that page.

Page	Revisions (For details, see their respective pages.)		
ii	How to Use This Manual ■ Finding a Function	<ul><li>Added the following section.</li><li>Searching from registers</li></ul>	
	CHAPTER 1 NOTES ON DEVICE HANDLING	Deleted the entire chapter from the hardware manual. For details of device handling, refer to "■ PRECAUTIONS FOR DEVICE HANDLING", "■ NOTES ON DEVICE HANDLING" and "■ PIN CONNECTION" in the device data sheet.	
21	CHAPTER 3 CLOCK CONTROLLER 3.1 Overview Standby Mode	Added the following statement. In every standby mode, two further operating mode options, normal standby mode and deep standby mode, can be selected by the deep standby mode control bit in the standby control register 2 (STBC2:DSTBYX).	
22	3.1 Overview ■ Combinations of Clock Mode and Standby Mode	Revised the internal operating states of the Flash memory and RAM.	
	Table 3.1-3	Added note *6.	
23	3.1 Overview ■ Combinations of Clock Mode	Revised the internal operating states of the Flash memory and RAM.	
	and Standby Mode Table 3.1-4	Added note *6.	
33	<ul> <li>3.3.4 Standby Control Register (STBC)</li> <li>■ Register Functions</li> </ul>	Corrected the following heading in the bit function table of the TMD bit. In main clock mode or main CR clock mode → In main clock mode, main CR clock mode or main CR PLL clock mode	
53	<ul> <li>3.5.5 Watch Mode</li> <li>■ Operations in Watch Mode</li> <li>● Release from Watch Mode</li> </ul>	Added the following statement at the end of the section. However, if a program is being executed on the RAM, no Flash recovery wait time occurs.	
82	CHAPTER 6 I/O PORT	Added details of the A/D input disable register (upper).	
	6.1 Overview ■ Overview Table 6.1-1	Added the following note for the A/D input disable register (upper) and the A/D input disable register (lower). Refer to "■ I/O MAP" in the device data sheet for the availability of the A/D input disable register (upper) and A/D input disable register (lower).	
83	<ul><li>6.2 Configuration and Operations of I/O Port</li><li>■ Configuration of I/O Port</li></ul>	Added A/D input disable register (upper) (AIDRH).	
84	<ul> <li>6.2 Configuration and Operations of I/O Port</li> <li>■ Operations of I/O Port</li> <li>● Operation as an input port</li> </ul>	Revised the following statement. When using an analog input shared pin as an input port, set the corresponding bit in the A/D input disable register (lower) (AIDRL) to "1". → When using an analog input shared pin as an input port, set the corresponding bit in the A/D input disable register (upper/lower) (AIDRH/AIDRL) to "1".	

Page	Revisions (For	details, see their respective pages.)
85	<ul> <li>6.2 Configuration and Operations of I/O Port</li> <li>■ Operations of I/O Port</li> <li>● Operation as an analog input pin</li> </ul>	Revised the following statement. Set the bit in the DDRx register corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0". → Set the bit in the DDRx register corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRH/AIDRL register to "0".
108	CHAPTER 8 HARDWARE/ SOFTWARE WATCHDOG TIMER 8.4.1 Watchdog Timer Control Register (WDTC) ■ Register Functions	Revised details of "Writing "0101"" of the WTE[3:0] bits in the bit function table.
152	<ul> <li>CHAPTER 11 8/16-BIT</li> <li>COMPOSITE TIMER</li> <li>11.10 Operation of PWM Timer</li> <li>Function (Variable-cycle Mode)</li> <li>■ Operation of PWM Timer Function (Variable-cycle Mode)</li> <li>Figure 11.10-1</li> </ul>	Corrected the following register names. T00DR $\rightarrow$ Tn0DR T01DR $\rightarrow$ Tn1DR
162	<ul> <li>11.14.1 8/16-bit Composite Timer Status Control Register 0 (Tn0CR0/Tn1CR0)</li> <li>■ Register Functions</li> </ul>	Corrected the bit number in the title of details of the F[3:0] bits. [bit3] $\rightarrow$ [bit3:0]
299	CHAPTER 17 CLOCK SUPERVISOR COUNTER 17.4.1 Clock Monitoring Data Reg- ister (CMDR) ■ Register Functions	Corrected the name of the CMDR[7:0] bits. Analog input pin select bits $\rightarrow$ Clock monitoring data bits
323	CHAPTER 18 8/16-BIT PPG 18.7.2 8/16-bit PPG Timer n0 Con- trol Register (PCn0) ■ Register Functions	Added the following statement to details of the PIE0 bit. In 16-bit PPG mode, use this bit to control the interrupt request of the 8/16-bit PPG.
345	CHAPTER 19 16-BIT PPG TIMER 19.7.1 16-bit PPG Downcounter Register (Upper/Lower) (PDCRHn/PDCRLn) ■ Register Functions	Revised the initial value of the DC06 bit. $1 \rightarrow 0$
362	<ul> <li>CHAPTER 20 16-BIT RELOAD</li> <li>TIMER</li> <li>20.6 Operations and Setting Procedure Example</li> <li>■ Setting Procedure Example</li> </ul>	Corrected the following register abbreviation. TMR1 $\rightarrow$ TMRHn/TMRLn
448	<ul> <li>CHAPTER 21 MULTI-PULSE</li> <li>GENERATOR</li> <li>21.6.8 16-bit MPG Timer Control Status Register (TCSR)</li> <li>■ Register Functions</li> </ul>	Corrected the abbreviation of the compare clear interrupt request flag bit. PDIF $\rightarrow$ ICLR

Page	Revisions (For	details, see their respective pages.)
481	<ul> <li>CHAPTER 22 UART/SIO</li> <li>22.7 UART/SIO Serial Status and Data Register (SSRn)</li> <li>■ Register Functions</li> </ul>	Corrected the following register abbreviation in the respective details of the PER bit, the OVE bit and the FER bit. SMR2n $\rightarrow$ SMC2n
514	CHAPTER 24 I <sup>2</sup> C BUS INTERFACE 24.7.1 I <sup>2</sup> C Bus Control Register 0 (IBCR0n)	Revised the summary of this section.
517	CHAPTER 24 I <sup>2</sup> C BUS INTERFACE 24.7.2 I <sup>2</sup> C Bus Control Register 1 (IBCR1n)	Revised the summary of this section.
597	<ul> <li>CHAPTER 27 COMPARATOR</li> <li>27.6.1 Comparator Control Register (CMR0C)</li> <li>■ Register Functions</li> </ul>	Revised the initial value of the IF bit. $X \rightarrow 0$

# CHAPTER 1 MEMORY ACCESS MODE

This chapter describes the memory access mode.

1.1 Memory Access Mode

## 1.1 Memory Access Mode

## The MB95630H Series supports only one memory access mode: single-chip mode.

#### ■ Single-chip Mode

In single-chip mode, only the internal RAM and the Flash memory are used, and no external bus access is executed.

#### Mode data

Mode data is the data used to determine the memory access mode of the CPU.

The mode data address is fixed at "0xFFFD". Always set the mode data of the Flash memory to "0x00" to select the single-chip mode.

Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0					
0xFFFD													
				Da	ita				Operation				
				0x	00	Selects single-chip mode.							
			[	Other th	an 0x00	Reserved. Do not set mode data to any value other than 0x00							

Figure 1.1-1 Mode Data Settings

After a reset is released, the CPU fetches mode data first.

The CPU then fetches the reset vector after the mode data. It starts executing instructions from the address set in the reset vector.

# CHAPTER 2 CPU

This chapter describes the functions and operations of the CPU.

- 2.1 Dedicated Registers
- 2.2 General-purpose Register
- 2.3 Placement of 16-bit Data in Memory

## 2.1 Dedicated Registers

#### The CPU has dedicated registers: a program counter (PC), two registers for arithmetic operations (A and T), three address pointers (IX, EP, and SP), and the program status (PS) register. Each of the registers is 16 bits long. The PS register consists of the register bank pointer (RP), direct bank pointer (DP), and condition code register (CCR).

#### ■ Configuration of Dedicated Registers

The dedicated registers in the CPU consist of seven 16-bit registers. As for the accumulator (A) and the temporary accumulator (T), using only the lower eight bits of the respective registers is also supported.

Figure 2.1-1 shows the configuration of the dedicated registers.

Initial value	16	bits	
0xFFFD	P	Э	: Program counter
			Indicates the address of the current instruction.
0x0000	AH	AL	: Accumulator (A)
			Temporary storage register for arithmetic operation and transfer
0x0000	TH	TL	: Temporary accumulator (T)
-			Performs arithmetic operations with the accumulator.
0x0000	I	Х	: Index register
			Indicates an index address.
0x0000	E	P	: Extra pointer
-			Indicates a memory address.
0x0000	S	SP	: Stack pointer
			Indicates the current stack location.
0x0030	RP DP	CCR	: Program status
	F		<ul> <li>Stores a register bank pointer,</li> <li>a direct bank pointer, and a condition code.</li> </ul>

#### Figure 2.1-1 Configuration of Dedicated Registers

#### Functions of Dedicated Registers

Program counter (PC)

The program counter is a 16-bit counter which contains the memory address of the instruction currently executed by the CPU. The program counter is updated whenever an instruction is executed or an interrupt or a reset occurs. The initial value set immediately after a reset is the mode data read address (0xFFFD).

#### Accumulator (A)

The accumulator is a 16-bit register for arithmetic operation. It is used for a variety of arithmetic and transfer operations of data in memory or data in other registers such as the temporary accumulator (T). The data in the accumulator can be handled either as word (16-bit) data or byte (8-bit) data. For byte-length arithmetic and transfer operations, only the lower eight bits (AL) of the accumulator are used with the upper eight bits (AH) left unchanged. The initial value set immediately after a reset is "0x0000".

### **MB95630H Series**

#### Temporary accumulator (T)

The temporary accumulator is an auxiliary 16-bit register for arithmetic operation. It is used to perform arithmetic operations with the data in the accumulator (A). The data in the temporary accumulator is handled as word data for word-length (16-bit) operations with the accumulator (A) and as byte data for byte-length (8-bit) operations. For byte-length operations, only the lower eight bits (TL) of the temporary accumulator are used and the upper eight bits (TH) are not used.

When a MOV instruction is used to transfer data to the accumulator (A), the previous contents of the accumulator are automatically transferred to the temporary accumulator. When transferring byte-length data, the upper eight bits (TH) of the temporary accumulator remain unchanged. The initial value after a reset is "0x0000".

#### Index register (IX)

The index register is a 16-bit register used to hold the index address. The index register is used with a single-byte offset (-128 to +127). The offset value is added to the index address to generate the memory address for data access. The initial value after a reset is "0x0000".

#### • Extra pointer (EP)

The extra pointer is a 16-bit register which contains the value indicating the memory address for data access. The initial value after a reset is "0x0000".

#### • Stack pointer (SP)

The stack pointer is a 16-bit register which holds the address referenced when an interrupt or a sub-routine call occurs and by the stack push and pop instructions. During program execution, the value of the stack pointer indicates the address of the most recent data pushed onto the stack. The initial value after a reset is "0x0000".

#### Program status (PS)

The program status is a 16-bit control register. The upper eight bits consists of the register bank pointer (RP) and direct bank pointer (DP); the lower eight bits consists of the condition code register (CCR).

In the upper eight bits, the upper five bits consists of the register bank pointer used to contain the address of the general-purpose register bank. The lower three bits consists of the direct bank pointer which locates the area to be accessed at high-speed by direct addressing.

The lower eight bits consists of the condition code register (CCR) which consists of flags that represent the state of the CPU.

The instructions that can access the program status are "MOVW A,PS" and "MOVW PS,A". The register bank pointer (RP) and direct bank pointer (DP) in the program status register can also be read from and written to by accessing the mirror address (0x0078).

Note that the condition code register (CCR) is a part of the program status register and cannot be accessed independently.

Refer to the "F<sup>2</sup>MC-8FX Programming Manual" for details on using the dedicated registers.

## 2.1.1 Register Bank Pointer (RP)

# The register bank pointer (RP) in bit15 to bit11 of the program status (PS) register contains the address of the general-purpose register bank that is currently in use and is translated into a real address when general-purpose register addressing is used.

#### ■ Configuration of Register Bank Pointer (RP)

Figure 2.1-2 shows the configuration of the register bank pointer.

			-													
		RP				DP					CC	CR				
					/			/								RP
bit15 b	bit14 b	oit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	initial value
PS R4	R3	R2	R1	R0	DP2	DP1	DP0	н	I	IL1	IL0	N	z	V	С	0b00000

#### Figure 2.1-2 Configuration of Register Bank Pointer

The register bank pointer contains the address of the register bank currently in use. The content of the register bank pointer is translated into a real address according to the rule shown in Figure 2.1-3.

Figure 2.1-3 Rule for Translation into Real Addresses in General-purpose Register Area

	Fixed value							RP: Upper					Op-code: Lower			
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
					•	$\downarrow$										
Generated address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The register bank pointer specifies the register bank used as general-purpose registers in the RAM area. There are a total of 32 register banks, which are specified by setting a value between 0 and 31 in the upper five bits of the register bank pointer. Each register bank has eight 8-bit general-purpose registers which are selected by the lower three bits of the op-code.

The register bank pointer allows the space from "0x0100" to "0x01FF"(max) to be used as a general-purpose register area. However, certain products have restrictions on the size of the area available for the general-purpose register area. The initial value of the register bank pointer after a reset is "0x0000".

#### Mirror Address for Register Bank and Direct Bank Pointer

Values can be written to the register bank pointer (RP) and the direct bank pointer (DP) by accessing the program status (PS) register with the "MOVW PS,A" instruction; the two pointers can be read by accessing PS with the "MOVW A,PS" instruction. Values can also be directly written to and read from the two pointers by accessing "0x0078", the mirror address of the register bank pointer.

## 2.1.2 Direct Bank Pointer (DP)

The direct bank pointer (DP) in bit10 to bit8 of the program status (PS) register specifies the area to be accessed by direct addressing.

#### ■ Configuration of Direct Bank Pointer (DP)

Figure 2.1-4 shows the configuration of the direct bank pointer.

				-	.90.0	_						. Dui					
	RP DP																
	/					/			/								DP
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	initial value
PS	R4	R3	R2	R1	R0	DP2	DP1	DP0	н	I	IL1	IL0	N	Z	V	С	0b000

#### Figure 2.1-4 Configuration of Direct Bank Pointer

The area of "0x0000 to 0x007F" and that of "0x0090 to 0x047F" can be accessed by direct addressing. Access to 0x0000 to 0x007F is specified by an operand regardless of the value in the direct bank pointer. Access to 0x0090 to 0x047F is specified by the value of the direct bank pointer and the operand.

Table 2.1-1 shows the relationship between the direct bank pointer (DP) and the access area; Table 2.1-2 lists the direct addressing instructions.

Table 2.1-1 Direct Bank Pointer and Access Area

Direct bank pointer (DP[2:0])	Operand-specified dir	Access area*
0bXXX (It does not affect mapping.)	0x0000 to 0x007F	0x0000 to 0x007F
0b000 (Initial value)	0x0090 to 0x00FF	0x0090 to 0x00FF
0b001		0x0100 to 0x017F
0b010		0x0180 to 0x01FF
0b011		0x0200 to 0x027F
0b100	0x0080 to 0x00FF	0x0280 to 0x02FF
0b101		0x0300 to 0x037F
0b110	1	0x0380 to 0x03FF
0b111	1	0x0400 to 0x047F

\*: The available access area varies among products. For details, refer to the device data sheet.

Applicable instructions
CLRB dir:bit
SETB dir:bit
BBC dir:bit,rel
BBS dir:bit,rel
MOV A,dir
CMP A,dir
ADDC A,dir
SUBC A,dir
MOV dir,A
XOR A,dir
AND A,dir
OR A,dir
MOV dir,#imm
CMP dir,#imm
MOVW A,dir
MOVW dir,A

#### Table 2.1-2 Direct Address Instruction List

## 2.1.3 Condition Code Register (CCR)

The condition code register (CCR) in the lower eight bits of the program status (PS) register consists of the bits (H, N, Z, V, and C) containing information about the arithmetic result or transfer data and the bits (I, IL1, and IL0) used to control the acceptance of interrupt requests.

#### ■ Configuration of Condition Code Register (CCR)

				-			_										
			RP				DP					C	CR				
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	) initial value
PS	R4	R3	R2	R1	R0	DP2	DP1	DP0	н	I	IL1	IL0	N	Z	V	С	0b00110000
			Inte Inte Neg Zer OV		nable flag vel bits - ag	ig											-



The condition code register is a part of the program status (PS) register and therefore cannot be accessed independently.

#### Bits Showing Operation Results

• Half carry flag (H)

This flag is set to "1" when a carry from bit3 to bit4 or a borrow from bit4 to bit3 occurs due to the result of an operation. Otherwise, the flag is set to "0". Do not use this flag for any operation other than addition and subtraction as the flag is intended for decimal-adjusted instructions.

#### Negative flag (N)

This flag is set to "1" when the value of the most significant bit is "1" due to the result of an operation, and is set to "0" when the value of the most significant bit is "0".

Zero flag (Z)

This flag is set to "1" when the result of an operation is "0", and is set to "0" when the result of an operation is a value other than "0".

#### • Overflow flag (V)

This flag indicates whether the result of an operation has caused an overflow, with the operand used in the operation being regarded as an integer expressed as a complement of two. If an overflow occurs, the overflow flag is set to "1"; otherwise, it is set to "0".

• Carry flag (C)

This flag is set to "1" when a carry from bit7 or a borrow to bit7 occurs due to the result of an operation. Otherwise, the flag is set to "0". When a shift instruction is executed, the flag is set to the shift-out value.

Figure 2.1-6 shows how the carry flag is updated by a shift instruction.

Figure 2.1-6	Carry Flag	Updated by	/ Shift	Instruction
	• • • • • • • • • • • • • • • • • • •	opaaloa		

<ul> <li>Left-shift (ROLC)</li> </ul>				•	Right	-shift	(ROF	RC)		
bit7 <b>⊸</b>			-bit0		bit7-					 ► bit0
C -										
		 			<b>_</b>				 	

#### ■ Interrupt Acceptance Control Bits

• Interrupt enable flag (I)

When this flag is set to "1", interrupts are enabled and accepted by the CPU. When this flag is set to "0", interrupts are disabled and rejected by the CPU.

The initial value after a reset is "0".

The SETI and CLRI instructions set and clear the flag to "1" and "0", respectively.

Interrupt level bits (IL[1:0])

These bits indicate the level of the interrupt currently accepted by the CPU.

The interrupt level is compared with the value of the interrupt level setting register (ILR0 to ILR5) that corresponds to the interrupt request (IRQ00 to IRQ23) of each peripheral function.

The CPU services an interrupt request only when its interrupt level is smaller than the value of these bits with the interrupt enable flag set (CCR:I = 1). Table 2.1-3 lists interrupt level priorities. The initial value after a reset is "0b11".

Table 2.1-3	Interrupt	Levels
-------------	-----------	--------

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	<b>A</b>
1	0	2	▼
1	1	3	Low (No interrupt)

The interrupt level bits (IL[1:0]) are usually "0b11" when the CPU does not service an interrupt (with the main program running).

For details of interrupts, see "5.1 Interrupts".


## 2.2 General-purpose Register

#### The general-purpose registers are a memory block in which each bank consists of eight 8-bit registers. Up to 32 register banks can be used in total. The register bank pointer (RP) is used to specify a register bank. Register banks are useful for interrupt handling, vector call processing, and sub-routine calls.

#### ■ Configuration of General-purpose Register

- The general-purpose register is an 8-bit register and is located in a register bank in the general-purpose register area (in RAM).
- Up to 32 banks can be used, each of which consists of eight registers (R0 to R7).
- The register bank pointer (RP) specifies the register bank currently being used and the lower three bits of the op-code specify the general-purpose register 0 (R0) to the general-purpose register 7 (R7).

Figure 2.2-1 shows the configuration of the register banks.



#### Figure 2.2-1 Configuration of Register Banks

For information on the general-purpose register area available on each product, see "■ AREAS FOR SPECIFIC APPLICATIONS" in the device data sheet.

## **MB95630H Series**

#### Features of General-purpose Registers

The general-purpose register has the following features.

- High-speed access to RAM with short instructions (general-purpose register addressing).
- Grouping registers into a block of register banks facilitates data protection and division of registers in terms of functions.

A general-purpose register bank can be allocated exclusively to an interrupt service routine or a vector call (CALLV #0 to #7) processing routine. For instance, the fourth register bank is always assigned to the second interrupt.

Data of a general-purpose register before an interrupt can be saved to a dedicated register bank by just specifying that register bank at the beginning of an interrupt service routine. This therefore eliminates the need to save data of a general-purpose register in a stack, thereby enabling the CPU to receive interrupts at high speed.

#### Note:

In an interrupt service routine, include one of the following in a program to ensure that values of the interrupt level bits (CCR:IL[1:0]) of the condition code register are not modified when modifying a register bank pointer (RP) to specify a register bank.

- Read the interrupt level bits and save their values before writing a value to the RP.
- Directly write a new value to the RP mirror address "0x0078" to update the RP.
- As for a product whose RAM size is 256 bytes, the area available for general-registers is from "0x0100" to "0x018F", which is half of that of the product whose RAM size is 512 bytes or above. Therefore, when using a program development tool such as a C compiler to set a general-register area, ensure that the area used as a general-register area does not exceed the size of RAM installed.

## 2.3 Placement of 16-bit Data in Memory


#### This section describes how 16-bit data is stored in memory.

#### Placement of 16-bit Data in Memory

#### State of 16-bit data stored in RAM

When 16-bit data is written to memory, the upper byte of the data is stored at a smaller address and the lower byte is stored at the next address. When 16-bit data is read, it is handled in the same way.

Figure 2.3-1 shows how 16-bit data is placed in memory.



#### Figure 2.3-1 Placement of 16-bit Data in Memory

#### Storage state of 16-bit data specified by an operand

Even when the operand in an instruction specifies 16-bit data, the upper byte is stored at the address closer to the op-code (instruction) and the lower byte is stored at the address next to the one at which the upper byte is stored.

That is true whether an operand is either a memory address or 16-bit immediate data.

Figure 2.3-2 shows how 16-bit data in an instruction is placed.

#### Figure 2.3-2 Placement of 16-bit Data in Instruction

[Example] MOV A, 5678H ; Extended address MOVW A, #1234H; 16-bit immediate data	
Assemble	
0xXXX0 XX XX 0xXXX2 60 56 78 ; Extended address 0xXXX5 E4 12 34 ; 16-bit immediate data 0xXXX8 XX	

#### • Storage state of 16-bit data in the stack

When 16-bit register data is saved in a stack on an interrupt, the upper byte is stored at a lower address in the same way as 16-bit data specified by an operand.

# CHAPTER 3 CLOCK CONTROLLER

This chapter describes the functions and operations of the clock controller.

- 3.1 Overview
- 3.2 Oscillation Stabilization Wait Time
- 3.3 Registers
- 3.4 Clock Modes
- 3.5 Operations in Low Power Consumption Mode (Standby Mode)
- 3.6 Clock Oscillator Circuit
- 3.7 Overview of Prescaler
- 3.8 Configuration of Prescaler
- 3.9 Operation of Prescaler
- 3.10 Notes on Using Prescaler

## 3.1 Overview

The New 8FX family has a built-in clock controller that optimizes its power consumption. It supports both of the external main clock and the external subclock.

The clock controller enables/disables clock oscillation, enables/disables the supply of clock signals to the internal circuit, selects the clock source, and controls the internal CR oscillator and frequency divider circuits.

#### Overview of Clock Controller

The clock controller enables/disables clock oscillation, enables/disables clock supply to the internal circuit, selects the clock source, and controls the internal CR oscillator and frequency divider circuits.


The clock controller controls the internal clock according to the clock mode, standby mode settings and the reset operation. The clock mode is used to select an internal operating clock; the standby mode is used to enable and disable clock oscillation and signal supply.

The clock controller selects the optimum power consumption and functions depending on the combination of clock mode and standby mode.

This product has five source clocks: a main clock formed by dividing the main oscillation clock by 2, a subclock formed by dividing the sub-oscillation clock by 2, a main CR clock, a main CR PLL clock formed by multiplying the main CR oscillation clock by the PLL multiplier, and a sub-CR clock formed by dividing the sub-CR oscillation clock by 2.

#### ■ Block Diagram of Clock Controller

Figure 3.1-1 is the block diagram of the clock controller.



#### Figure 3.1-1 Block Diagram of Clock Controller

#### Configuration of Clock Controller

Main clock oscillator circuit

This block is the oscillator circuit for the main clock.

Subclock oscillator circuit

This block is the oscillator circuit for the subclock.

Main CR clock oscillator circuit

This block is the oscillator circuit for the main CR clock.

• Main CR PLL clock oscillator circuit

This block is the oscillator circuit for the main CR PLL clock.

Sub-CR clock oscillator circuit

This block is the oscillator circuit for the sub-CR clock.

System clock selector

This block selects a clock according to the clock mode used from the following five types of source clock: main clock, subclock, main CR clock, main CR PLL clock and sub-CR clock. The source clock selected is divided by the prescaler. The divided clock is called "machine clock", which is to be supplied to the clock control circuit.

Clock control circuit

This block controls the supply of the machine clock to the CPU and each peripheral resource according to the standby mode used or oscillation stabilization wait time.

Oscillation stabilization wait circuit

This block outputs oscillation stabilization wait time signals according to clocks that are enabled to operate.

In the case of main clock, its oscillation stabilization signal can be selected from 14 types of oscillation stabilization signals created by a dedicated timer in the oscillation stabilization wait circuit. In case of subclock, its oscillation stabilization signal can be selected from 15 types of oscillation stabilization signals created by the same dedicated timer.

System clock control register (SYCC)

This register is used to select a clock mode and a machine clock divide ratio, and to indicate the current clock mode.

PLL control register (PLLC)

This register is used to control the main CR PLL clock multiplier settings.

Standby control register (STBC)

This register is used to control the transition from RUN state to standby mode, the setting of pin states in stop mode, time-base timer mode, or watch mode, and the generation of software resets.

• System clock control register 2 (SYCC2)

This register is used to enable/disable the oscillations of the main clock, main CR clock, subclock, and sub-CR clock, and to display the ready signals of main clock oscillation, subclock oscillation, sub-CR oscillation and main CR oscillation.

• Oscillation stabilization wait time setting register (WATR)

This register is used to set the oscillation stabilization wait time for the main clock and subclock.

• Standby control register 2 (STBC2)

This register is used to control the deep standby mode.

#### ■ Clock Modes

**MB95630H Series** 

#### There are five clock modes:

- Main clock mode
- Main CR clock mode
- Main CR PLL clock mode
- Subclock mode
- Sub-CR clock mode.

Table 3.1-1 shows the relationships between the clock modes and the machine clock (operating clock for the CPU and peripheral functions).

 Table 3.1-1
 Clock Modes and Machine Clock Selection

Clock mode	Machine clock
Main clock mode	The machine clock is generated by dividing the main oscillation clock by 2.
Main CR clock mode	The machine clock is generated from the main CR clock.
Main CR PLL clock mode	The machine clock is generated by multiplying the main CR clock by a PLL multiplier.
Subclock mode	The machine clock is generated by dividing the sub-oscillation clock by 2.
Sub-CR clock mode	The machine clock is generated by dividing the sub-CR oscillation clock by 2.

In any clock mode, the frequency of a selected clock can be divided.

#### ■ Standby Mode

The clock controller selects whether to enable or disable clock oscillation and clock supply to the internal circuitry according to the standby mode selected. With the exception of time-base timer mode and watch mode, the standby mode can be set independently of the clock mode.

Table 3.1-2 shows the relationships between standby modes and clock supply states.

 Table 3.1-2
 Standby Mode and Clock Supply States

Standby mode	Clock supply state
Sleep mode	Clock supply to the CPU is stopped. As a result, the CPU stops operating, but other peripheral functions continue operating.
Time-base timer mode	Clock signals are only supplied to the time-base timer and the watch prescaler, while the clock supply to other circuits is stopped. As a result, all the functions other than the time-base timer, watch prescaler, external interrupt, and low-voltage detection reset (option) are stopped. The time-base timer mode can be used in main clock mode, main CR clock mode and main CR PLL clock mode.
Watch mode	Main clock oscillation is stopped. Clock signals are supplied only to the watch prescaler, while clock supply to other circuits is stopped. As a result, all the functions other than the watch prescaler, external interrupt, and low-voltage detection reset (option) are stopped. The watch mode is the standby mode that can be used in subclock mode and sub-CR clock mode.
Stop mode	Main clock oscillation and subclock oscillation are stopped, and clock supply to all circuits is stopped. As a result, all the functions other than external interrupt and low-voltage detection reset (option) are stopped.

In every standby mode, two further operating mode options, normal standby mode and deep standby mode, can be selected by the deep standby mode control bit in the standby control register 2 (STBC2:DSTBYX).

For details, see "3.5.1 Notes on Using Standby Mode".

#### Note:

Clocks that are not mentioned in Table 3.1-2 are supplied under particular settings.

For example, with main clock mode being used in stop mode, when SYCC2:SOSCE or SYCC2:SCRE has been set to "1", the watch prescaler continues its operation.

In addition, with the hardware watchdog timer already started, the watchdog timer operates also in standby mode, depending on the settings of the non-volatile register (NVR) interface. For details of the non-volatile register (NVR) interface, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

#### Combinations of Clock Mode and Standby Mode

Table 3.1-3 and Table 3.1-4 list the combinations of clock mode and standby mode, and the respective operating states of different internal circuits with different combinations of clock mode and standby mode.

	RUN				Sleep			
Function	Main clock mode	Main CR clock mode/ Main CR PLL clock mode	Subclock mode	Sub-CR clock mode	Main clock mode	Main CR clock mode/ Main CR PLL clock mode	Subclock mode	Sub-CR clock mode
Main clock	Operating	Stopped <sup>*1</sup>	Stop	oped	Operating	Stopped <sup>*1</sup>	Stop	oped
Main CR clock/ Main CR PLL clock	Stopped <sup>*2</sup> Operating		Stop	oped	Stopped <sup>*2</sup>	Operating	Stop	oped
Subclock	Opera	ating <sup>*3</sup>	Operating	Operating*3	Opera	ating*3	Operating	Operating*3
Sub-CR clock	Operating <sup>*4</sup>		Operating <sup>*4</sup>	Operating	Opera	ating <sup>*4</sup>	Operating <sup>*4</sup>	Operating
CPU	Operating		Operating		Stopped		Stopped	
Flash memory	Operating		Operating		Value held <sup>*6</sup>		Value held*6	
RAM	Operating		Operating		Valu	e held	Value	e held
I/O ports	Operating		Operating		Outp	ut held	Outpu	ıt held
Time-base timer	Oper	rating	Stopped		Oper	rating	Stop	oped
Watch prescaler	Operat	ing <sup>*3, *4</sup>	Operating		Operating <sup>*3, *4</sup>		Operating	
External interrupt	Oper	rating	Operating		Operating		Operating	
Hardware watchdog timer	Operating		Operating		Operating <sup>*5</sup>		Operating <sup>*5</sup>	
Software watchdog timer	Operating		Operating		Stopped		Stopped	
Low-voltage detection reset	Operating		Operating		Operating		Operating	
Other peripheral functions	Oper	rating	Operating		Operating		Operating	

 Table 3.1-3
 Combinations of Standby Mode and Clock Mode, and Internal Operating States (1)

\*1: The main clock runs when the main clock oscillation enable bit in the system clock control register 2 (SYCC2:MOSCE) is set to "1".

- \*3: The module runs when the subclock oscillation enable bit in the system clock control register 2 (SYCC2:SOSCE) is set to "1".
- \*4: The module runs when the sub-CR clock oscillation enable bit in the system clock control register 2 (SYCC2:SCRE) is set to "1".
- \*5: The hardware watchdog timer stops when the hardware watchdog timer is disabled by the non-volatile register (NVR) interface.
- \*6: The state of the Flash memory in a standby mode can be selected from two options, normal state and low-power state, by the deep standby mode control bit in the standby control register 2 (STBC2:DSTBYX).

<sup>\*2:</sup> The main CR clock or the main CR PLL clock runs when main CR clock oscillation enable bit in the system clock control register 2 (SYCC2:MCRE) is set to "1".

	Time-base timer		Watch		Stop			
Function	Main clock mode	Main CR clock mode/ Main CR PLL clock mode	Subclock mode	Sub-CR clock mode	Main clock mode	Main CR clock mode/ Main CR PLL clock mode	Subclock mode	Sub-CR clock mode
Main clock	Operating	Stopped <sup>*1</sup>	Stop	oped		Stopp	bed	
Main CR clock/ Main CR PLL clock	Stopped*2	Operating	Stop	oped		Stopp	bed	
Subclock	Opera	ating <sup>*3</sup>	Operating	Operating*3	Opera	ating <sup>*3</sup>	Stop	ped
Sub-CR clock	Operating <sup>*4</sup>		Operating <sup>*4</sup>	Operating	Operating <sup>*4</sup>		Stopped	
CPU	Stopped		Stopped		Stopped			
Flash memory	Value held <sup>*6</sup>		Value held <sup>*6</sup>		Value held <sup>*6</sup>			
RAM	Value held		Value held		Value held			
I/O ports	Output held / Hi-Z		Output held/Hi-Z		Output held/Hi-Z			
Time-base timer	Operating		Stopped		Stopped			
Watch prescaler	Operat	ting <sup>*3, *4</sup>	Operating		Operating <sup>*3, 4</sup>		Stopped	
External interrupt	Operating		Operating		Operating			
Hardware watchdog timer	Operating <sup>*5</sup>		Operating <sup>*5</sup>		Operating <sup>*5</sup>			
Software watchdog timer	Stopped		Stopped		Stopped			
Low-voltage detection reset	Operating		Operating		Operating			
Other peripheral functions	Sto	pped	Stopped		Stopped			

#### Table 3.1-4 Combinations of Standby Mode and Clock Mode and Internal Operating States (2)

- \*1: The main clock runs when the main clock oscillation enable bit in the system clock control register 2 (SYCC2:MOSCE) is set to "1".
- \*2: The main CR clock or the main CR PLL clock runs when main CR clock oscillation enable bit in the system clock control register 2 (SYCC2:MCRE) is set to "1".
- \*3: The module runs when the subclock oscillation enable bit in the system clock control register 2 (SYCC2:SOSCE) is set to "1".
- \*4: The module runs when the sub-CR clock oscillation enable bit in the system clock control register 2 (SYCC2:SCRE) is set to "1".
- \*5: The hardware watchdog timer stops when the hardware watchdog timer is disabled by the non-volatile register (NVR) interface.
- \*6: The state of the Flash memory in a standby mode can be selected from two options, normal state and low-power state, by the deep standby mode control bit in the standby control register 2 (STBC2:DSTBYX).

### 3.2 Oscillation Stabilization Wait Time


The oscillation stabilization wait time is the time after the oscillator circuit stops oscillation until the oscillator resumes its stable oscillation at its natural frequency. The clock controller obtains the oscillation stabilization wait time after the start of oscillation by counting a specific number of oscillation clock cycles. During the oscillation stabilization wait time, the clock controller stops clock supply to internal circuits.

#### Oscillation Stabilization Wait Time

The clock controller obtains the oscillation stabilization wait time after the start of oscillation by counting a specific number of oscillation clock cycles. During the oscillation stabilization wait time, the clock controller stops clock supply to internal circuits.

When the power is switched on, or when a state transition request making the oscillator start from the oscillation stop state is generated due to a change of clock mode caused by a reset, by an interrupt in stop mode or by the software operation, before making the clock mode transit to another mode, the clock controller automatically waits for the oscillation stabilization wait time of the clock for that mode to elapse.

Figure 3.2-1 shows how the oscillator runs immediately after starting oscillating.



#### Figure 3.2-1 Behavior of Oscillator Immediately after Starting Oscillation

Oscillation stabilization wait time of main clock, subclock, main CR clock, main CR PLL clock or sub-CR clock is counted by using a dedicated counter. The count value can be set in the oscillation stabilization wait time setting register (WATR). Set it in keeping with the oscillator characteristics.

When a power-on reset occurs, the oscillation stabilization wait time is fixed at the initial value.

Table 3.2-1 shows the length of oscillation stabilization wait time.

Clock	Reset source	Oscillation stabilization wait time
Main clock	Power-on reset	Initial value: (2 <sup>14</sup> -2)/F <sub>CH</sub> (F <sub>CH</sub> : main clock frequency)
Wall Clock	Other than power-on reset	Register settings (WATR:MWT[3:0])
Subclock	Power-on reset	Initial value: (2 <sup>15</sup> -2)/F <sub>CL</sub> (F <sub>CL</sub> : subclock frequency)
Subclock	Other than power-on reset	Register settings (WATR:SWT[3:0])

#### PLL Clock Oscillation Stabilization Wait Time

As with the oscillation stabilization wait time of the oscillator, when a request for state transition from PLL oscillation stopped state to oscillation start is generated due to an interrupt in stop mode or a change of clock mode by software, the clock controller first waits for the main CR clock oscillation stabilization wait time to elapse, and then automatically waits for the PLL clock oscillation stabilization wait time to elapse.

Table 3.2-2 shows the PLL oscillation stabilization wait time.

Table 3.2-2 PLL Oscillation Stabilization Wait Time

	PLL oscillation stabilization wait time
Main CR PLL clock	$2^{12}/F_{MCRPLL}^{*}$

\*:  $F_{MCRPLL} = 16 \text{ MHz}$ 

#### CR Clock Oscillation Stabilization Wait Time

As with the oscillation stabilization wait time of the oscillator, when a state transition request making CR oscillation start from the CR oscillation stop state is generated due to a change of clock mode caused by an interrupt in standby mode or by the software operation, the clock controller automatically waits for the CR oscillation stabilization wait time to elapse.

Table 3.2-3 shows the CR oscillation stabilization wait time.

 Table 3.2-3
 CR Oscillation Stabilization Wait Time

	CR oscillation stabilization wait time
Main CR clock	$2^{10}/F_{CRH}^{*1}$
Sub-CR clock	$2^{5}/F_{CRL}^{*2}$

\*1: F<sub>CRH</sub> = 4 MHz

\*2:  $F_{CRL} = 150 \text{ kHz}$ 

#### Oscillation Stabilization Wait Time and Clock Mode/Standby Mode Transition

If state transition occurs, the clock controller automatically waits for the oscillation stabilization wait time to elapse whenever necessary. Depending on the circumstances under which state transition occurs, the clock controller does not wait for the oscillation stabilization wait time to elapse even if state transition occurs.

For details on state transition, see "3.4 Clock Modes" and "3.5 Operations in Low Power Consumption Mode (Standby Mode)".

#### Order of Priority for Oscillation Stabilization Wait Times

When multiple clocks are enabled simultaneously, the clock controller counts the respective oscillation stabilization wait times of clocks according to a designated order of priority. Below are the respective orders of priority for counting different oscillation stabilization wait times in different clock modes.

- Main clock mode
   Sub-CR clock > Subclock > Main CR clock > Main CR PLL clock
- Main CR clock mode
   Sub-CR clock > Subclock > Main CR PLL clock > Main clock
- Main CR PLL clock mode
   Sub-CR clock > Subclock > Main clock
- Subclock mode
   Sub-CR clock > Main CR clock or main clock > Main CR PLL clock
- Sub-CR clock mode
   Main CR clock or main clock > Subclock > Main CR PLL clock

### 3.3 Registers

#### This section provides details of registers of the clock controller.

Register abbreviation	Register name	Reference
SYCC	System clock control register	3.3.1
PLLC	PLL control register	3.3.2
WATR	Oscillation stabilization wait time setting register	3.3.3
STBC	Standby control register	3.3.4
SYCC2	System clock control register 2	3.3.5
STBC2	Standby control register 2	3.3.6

#### Table 3.3-1 List of Clock Controller Registers

### 3.3.1 System Clock Control Register (SYCC)

The system clock control register (SYCC) selects a machine clock divide ratio and a clock mode, and indicates the current clock mode.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	SCM2	SCM1	SCM0	SCS2	SCS1	SCS0	DIV1	DIV0
Attribute	R	R	R	R/W	R/W	R/W	R/W	R/W
Initial value	Х	Х	Х	1	1	0	1	1

#### Register Functions

[bit7:5] SCM[2:0]: Clock mode monitor bits

These bits indicate the current clock mode.

These bits are read-only bits. Writing values to these bits has no effect on operation.

bit7:5	Details	
Reading "000"	Indicates that the current clock mode is subclock mode.	
Reading "010"	dicates that the current clock mode is main clock mode.	
Reading "100"	Indicates that the current clock mode is sub-CR clock mode.	
Reading "110"	Indicates that the current clock mode is main CR clock mode.	
Reading "111"	Indicates that the current clock mode is main CR PLL clock mode.	

[bit4:2] SCS[2:0]: Clock mode select bits These bits select a clock mode.

bit4:2	Details
Writing ''000''	Selects subclock mode.
Writing "010"	Selects main clock mode.
Writing "100"	Selects sub-CR clock mode.
Writing "110"	Selects main CR clock mode.
Writing "111"	Selects main CR PLL clock mode.

Note: Do not write to SCS[2:0] any value other than those listed in the table above.

[bit1:0] DIV[1:0]: Machine clock divide ratio select bits

These bits select the machine clock divide ratio for the source clock.

The machine clock is generated from the source clock according to the divide ratio set by these bits.

bit1:0	Details
Writing ''00''	Source clock (no division)
Writing "01"	Source clock/4
Writing "10"	Source clock/8
Writing "11"	Source clock/16

### 3.3.2 PLL Control Register (PLLC)

# The PLL control register (PLLC) controls the main CR PLL clock multiplier settings.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	MPEN	MPMC1	MPMC0	MPRDY	—	_	_	—
Attribute	R/W	R/W	R/W	R	_			—
Initial value	0	0	0	Х	0	0	0	0

#### Register Functions

[bit7] MPEN: Main CR PLL clock enable bit

This bit enables or disables the main CR PLL clock.

When SCS[2:0] are set to "0b111", this bit will be automatically set to "1".

When SCS[2:0] or SCM[2:0] are set to "0b111", writing "0" to this bit has no effect on operation.

This bit will be automatically set to "0" when the clock mode transits from one mode to another mode except main CR PLL clock mode.

When the current clock mode is subclock mode or sub-CR clock mode, writing "1" to this bit has no effect on operation.

bit7	Details			
Writing ''0''	Disables the main CR PLL clock.			
Writing "1"	Enables the main CR PLL clock.			

#### [bit6:5] MPMC[1:0]: Main CR PLL clock multiplier select bits

These bits select a main CR PLL clock multiplier.

The settings of these bits can be modified only when the main CR PLL clock is stopped. Thus these bits can be modified in main clock mode, main CR clock mode, subclock mode or sub-CR clock mode.

bit6:5	Details
Writing ''00''	Main CR clock × 2
Writing ''01''	Main CR clock × 2.5
Writing "10"	Main CR clock × 3
Writing "11"	Main CR clock × 4

Note: When SCS[2:0] or SCM[2:0] are set to "0b111", writing values to MPMC[1:0] is prohibited.

#### [bit4] MPRDY: Main CR PLL clock oscillation stabilization bit

This bit indicates whether the main CR PLL clock oscillation is ready.

bit4	Details
Reading ''0''	Indicates that main CR PLL clock is in the oscillation stabilization wait state or that the main CR PLL clock has stopped.
Reading "1"	Indicates that the main CR PLL clock oscillation wait time is over.

[bit3:0] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

### 3.3.3 Oscillation Stabilization Wait Time Setting Register (WATR)

#### This register selects oscillation stabilization wait times.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	SWT3	SWT2	SWT1	SWT0	MWT3	MWT2	MWT1	MWT0
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

#### Register Functions

[bit7:4] SWT[3:0]: Subclock oscillation stabilization wait time select bits These bits set the subclock oscillation stabilization wait time.

bit7:4	Details				
DI17.4	No. of cycles	Subclock (F <sub>CL</sub>	) = 32.768 kHz		
Writing "1111"	2 <sup>15</sup> - 2	(2 <sup>15</sup> -2)/F <sub>CL</sub>	About 1.0 s		
Writing "1110"	2 <sup>14</sup> - 2	(2 <sup>14</sup> -2)/F <sub>CL</sub>	About 0.5 s		
Writing "1101"	2 <sup>13</sup> - 2	(2 <sup>13</sup> -2)/F <sub>CL</sub>	About 0.25 s		
Writing "1100"	2 <sup>12</sup> - 2	(2 <sup>12</sup> -2)/F <sub>CL</sub>	About 0.125 s		
Writing "1011"	2 <sup>11</sup> - 2	(2 <sup>11</sup> -2)/F <sub>CL</sub>	About 62.44 ms		
Writing "1010"	2 <sup>10</sup> - 2	(2 <sup>10</sup> -2)/F <sub>CL</sub>	About 31.19 ms		
Writing "1001"	2 <sup>9</sup> - 2	(2 <sup>9</sup> -2)/F <sub>CL</sub>	About 15.56 ms		
Writing "1000"	2 <sup>8</sup> - 2	(2 <sup>8</sup> -2)/F <sub>CL</sub>	About 7.75 ms		
Writing ''0111''	2 <sup>7</sup> - 2	(2 <sup>7</sup> -2)/F <sub>CL</sub>	About 3.85 ms		
Writing ''0110''	2 <sup>6</sup> - 2	(2 <sup>6</sup> -2)/F <sub>CL</sub>	About 1.89 ms		
Writing ''0101''	2 <sup>5</sup> - 2	(2 <sup>5</sup> -2)/F <sub>CL</sub>	About 915.5 µs		
Writing ''0100''	2 <sup>4</sup> - 2	(2 <sup>4</sup> -2)/F <sub>CL</sub>	About 427.2 µs		
Writing ''0011''	2 <sup>3</sup> - 2	(2 <sup>3</sup> -2)/F <sub>CL</sub>	About 183.1 µs		
Writing ''0010''	2 <sup>2</sup> - 2	(2 <sup>2</sup> -2)/F <sub>CL</sub>	About 61.0 µs		
Writing ''0001''	2 <sup>1</sup> - 2	(2 <sup>1</sup> -2)/F <sub>CL</sub>	0.0 µs		
Writing ''0000''	2 <sup>1</sup> - 2	(2 <sup>1</sup> -2)/F <sub>CL</sub>	0.0 µs		

The number of cycles in the above table is the minimum value. The maximum value is the number of cycles in the above table plus  $1/F_{CL}$ .

Note: Do not modify these bits during subclock oscillation stabilization wait time. Modify them when the subclock oscillation stabilization bit in the system clock control register 2 (SYCC2:SRDY) has been set to "1". These bits can be modified when the subclock is stopped with the subclock oscillation stop bit in the system clock control register 2 (SYCC2:SOSCE) set to "0" in main clock mode, main CR clock mode, main CR pLL clock mode, or sub-CR clock mode.

[bit3:0] MWT[3:0]: Main clock oscillation stabilization wait time select bits
These bits set the main clock oscillation stabilization wait time.

bit3:0	Details				
DIT3:0	No. of cycles	Main clock (	Main clock (F <sub>CH</sub> ) = 4 MHz		
Writing "1111"	2 <sup>14</sup> - 2	$(2^{14} - 2)/F_{CH}$	About 4.10 ms		
Writing "1110"	2 <sup>13</sup> - 2	(2 <sup>13</sup> - 2)/F <sub>CH</sub>	About 2.05 ms		
Writing "1101"	2 <sup>12</sup> - 2	(2 <sup>12</sup> - 2)/F <sub>CH</sub>	About 1.02 ms		
Writing "1100"	2 <sup>11</sup> - 2	(2 <sup>11</sup> - 2)/F <sub>CH</sub>	About 511.5 µs		
Writing "1011"	2 <sup>10</sup> - 2	(2 <sup>10</sup> - 2)/F <sub>CH</sub>	About 255.5 µs		
Writing "1010"	2 <sup>9</sup> - 2	(2 <sup>9</sup> - 2)/F <sub>CH</sub>	About 127.5 µs		
Writing "1001"	2 <sup>8</sup> - 2	(2 <sup>8</sup> - 2)/F <sub>CH</sub>	About 63.5 µs		
Writing "1000"	2 <sup>7</sup> - 2	(2 <sup>7</sup> - 2)/F <sub>CH</sub>	About 31.5 µs		
Writing "0111"	2 <sup>6</sup> - 2	(2 <sup>6</sup> - 2)/F <sub>CH</sub>	About 15.5 µs		
Writing ''0110''	2 <sup>5</sup> - 2	(2 <sup>5</sup> - 2)/F <sub>CH</sub>	About 7.5 µs		
Writing ''0101''	2 <sup>4</sup> - 2	(2 <sup>4</sup> - 2)/F <sub>CH</sub>	About 3.5 µs		
Writing ''0100''	2 <sup>3</sup> - 2	(2 <sup>3</sup> - 2)/F <sub>CH</sub>	About 1.5 µs		
Writing "0011"	2 <sup>2</sup> - 2	(2 <sup>2</sup> - 2)/F <sub>CH</sub>	About 0.5 µs		
Writing ''0010''	2 <sup>1</sup> - 2	(2 <sup>1</sup> - 2)/F <sub>CH</sub>	0.0 µs		
Writing ''0001''	2 <sup>1</sup> - 2	(2 <sup>1</sup> - 2)/F <sub>CH</sub>	0.0 μs		
Writing ''0000''	2 <sup>1</sup> - 2	(2 <sup>1</sup> - 2)/F <sub>CH</sub>	0.0 µs		

The number of cycles in the above table is the minimum value. The maximum value is the number of cycles in the above table plus  $1/F_{CH}$ .

Note: Do not modify these bits during main clock oscillation stabilization wait time. Modify them when the main clock oscillation stabilization bit in the system clock control register 2 (SYCC2:MRDY) has been set to "1". These bits can be modified when the main clock is stopped with the main clock oscillation stop bit in the system clock control register 2 (SYCC2:MOSCE) set to "0" in main CR clock mode, main CR PLL clock mode, subclock mode, or sub-CR clock mode.

### 3.3.4 Standby Control Register (STBC)

The standby control register (STBC) controls transition from the RUN state to sleep mode, stop mode, time-base timer mode, or watch mode, sets the pin state in stop mode, time-base timer mode, and watch mode, and controls the generation of software resets.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	STP	SLP	SPL	SRST	TMD	_	_	—
Attribute	W	W	R/W	W	W	_	_	—
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] STP: Stop bit

This bit sets the transition to stop mode. The read value of this bit is always "0".

bit7	Details			
Writing "0"	Has no effect on operation.			
Writing "1"	Causes the device to transit to stop mode.			

Note: After an interrupt request is generated, writing "1" to this bit is ignored. For details, see "3.5.1 Notes on Using Standby Mode".

[bit6] SLP: Sleep bit

This bit sets the transition to sleep mode. The read value of this bit is always "0".

bit6	Details			
Writing ''0''	Has no effect on operation.			
Writing "1"	Causes the device to transit to sleep mode.			

Note: After an interrupt request is generated, writing "1" to this bit is ignored. For details, see "3.5.1 Notes on Using Standby Mode".

[bit5] SPL: Pin state setting bit

This bit sets the states of external pins in stop mode, time-base timer mode, and watch mode.

bit5	Details
Writing ''0''	The state (level) of an external pin in stop mode, time-base timer mode and watch mode is kept.
	An external pin becomes high impedance in stop mode, time-base timer mode and watch mode. (A pin for which connection to a pull-up resistor has been selected in the pull-up register is pulled up.)

[bit4] SRST: Software reset bit This bit sets the software reset. The read value of this bit is always "0".

bit4	Details
Writing "0"	Has no effect on operation.
Writing "1"	Generates a 3-machine clock reset signal.

#### [bit3] TMD: Watch bit

This bit sets transition to time-base timer mode or watch mode.

Writing "1" to this bit in main clock mode, main CR clock, or main CR PLL clock mode causes the device to transit to time-base timer mode.

Writing "1" to this bit in subclock mode or sub-CR clock mode causes the device to transit to watch mode. Writing "0" to this bit has no effect on operation.

The read value of this bit is always "0".

	Details			
bit3	In main clock mode, main CR clock mode or main CR PLL clock mode	In subclock mode or sub-CR clock mode		
Writing ''0''	Has no effect on operation.	Has no effect on operation.		
Writing "1"	Causes the device to transit to time-base timer mode.	Causes the device to transit to watch mode		

Note: After an interrupt request is generated, writing "1" to this bit is ignored. For details, see "3.5.1 Notes on Using Standby Mode".

#### [bit2:0] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### Notes:

- Set a standby mode after making sure that the transition to clock mode has been completed by comparing the values of the clock mode monitor bits (SYCC:SCM[2:0]) and clock mode select bits (SYCC:SCS[2:0]) in the system clock control register.
- If two or more of the following bits, stop bit (STP), sleep bit (SLP), software reset bit (SRST) and watch bit (TMD), are set to "1" together, the order of priority for such bits is as follows:
  - (1) Software reset bit (SRST)
  - (2) Stop bit (STP)
  - (3) Watch bit (TMD)
  - (4) Sleep bit (SLP)

When released from standby mode, the device returns to the normal operating state.

### 3.3.5 System Clock Control Register 2 (SYCC2)

The system clock control register 2 (SYCC2) indicates the respective stabilization conditions of main clock oscillation, subclock oscillation, main CR clock oscillation and sub-CR clock oscillation, and controls main clock oscillation, subclock oscillation, main CR clock oscillation and sub-CR clock oscillation.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	SRDY	MRDY	SCRDY	MCRDY	SOSCE	MOSCE	SCRE	MCRE
Attribute	R	R	R	R	R/W	R/W	R/W	R/W
Initial value	Х	Х	Х	Х	0	0	1	1

#### Register Functions

[bit7] SRDY: Subclock oscillation stabilization bit

This bit indicates whether the subclock oscillation has become stable.

This bit is read-only. Writing a value to this bit has no effect on operation.

bit7	Details
Reading ''0''	Indicates that the clock controller is in the subclock oscillation stabilization wait state or that the subclock oscillation has stopped.
Reading "1"	Indicates that the subclock oscillation wait time is over.

#### [bit6] MRDY: Main clock oscillation stabilization bit

This bit indicates whether the main clock oscillation has become stable.

This bit is read-only. Writing a value to this bit has no effect on operation.

bit6	Details
Reading ''0''	Indicates that the clock controller is in the main clock oscillation stabilization wait state or that the main clock oscillation has stopped.
Reading "1"	Indicates that the main clock oscillation wait time is over.

#### [bit5] SCRDY: Sub-CR clock oscillation stabilization bit

This bit indicates whether the sub-CR clock oscillation has become stable. This bit is read-only. Writing a value to this bit has no effect on operation.

bit5	Details
Reading ''0''	Indicates that the clock controller is in the sub-CR clock oscillation stabilization wait state or that the sub-CR clock oscillation has stopped.
Reading "1"	Indicates that the sub-CR clock oscillation wait time is over.

#### [bit4] MCRDY: Main CR clock oscillation stabilization bit

This bit indicates whether the main CR clock oscillation has become stable. This bit is read-only. Writing a value to this bit has no effect on operation.

bit4	Details
Reaung ∩u∩	Indicates that the clock controller is in the main CR clock oscillation stabilization wait state or that the main CR clock oscillation has stopped.
Reading "1"	Indicates that the main CR clock oscillation wait time is over.

[bit3] SOSCE: Subclock oscillation enable bit

This bit enables or disables the subclock oscillation.

When SCS[2:0] are set to "0b000", this bit will be automatically set to "1".

When SCS[2:0] or SCM[2:0] are set to "0b000", writing "0" to this is has no effect on operation.

bit3	Details
Writing ''0''	Disables the subclock oscillation.
Writing "1"	Enables the subclock oscillation.

[bit2] MOSCE: Main clock oscillation enable bit

This bit enables or disables the main clock oscillation.

When SCS[2:0] are set to "0b010", this bit will be automatically set to "1".

When SCS[2:0] or SCM[2:0] are set to "0b010", writing "0" to this is has no effect on operation.

This bit will be automatically set to "0" when the clock mode is changed from one mode to another mode other than main clock mode.

When the current clock mode is subclock mode or sub-CR clock mode, writing "1" to this bit has no effect on operation.

bit2	Details
Writing "0"	Disables the main clock oscillation.
Writing "1"	Enables the main clock oscillation.

[bit1] SCRE: Sub-CR clock oscillation enable bit

This bit enables or disables the sub-CR clock oscillation.

When SCS[2:0] are set to "0b100", this bit will be automatically set to "1".

When SCS[2:0] or SCM[2:0] are set to "0b100", writing "0" to this is has no effect on operation.

When SCS[2:0] and SCM[2:0] are not set to "0b100", this bit can be modified independently of other bits.

bit1	Details
Writing "0"	Disables the sub-CR clock oscillation.
Writing "1"	Enables the sub-CR clock oscillation.

[bit0] MCRE: Main CR clock oscillation enable bit

This bit enables or disables the main CR clock oscillation.

When SCS[2:0] are set to "0b110" or "0b111", this bit will be automatically set to "1".

When SCS[2:0] or SCM[2:0] are set to "0b110" or "0b111", writing "0" to this is has no effect on operation.

This bit will be automatically set to "0" when the clock mode is changed from one mode to another mode except main CR clock mode or from main CR PLL clock mode.

When the current clock mode is subclock mode or sub-CR clock mode, writing "1" to this bit has no effect on operation.

bit0	Details
Writing ''0''	Disables the main CR clock oscillation.
Writing "1"	Enables the main CR clock oscillation.

### 3.3.6 Standby Control Register 2 (STBC2)

#### The standby control register 2 (STBC2) controls the deep standby mode.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	_	-	_	_	_	DSTBYX
Attribute	—					_		R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:1] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit0] DSTBYX: Deep standby mode control bit

This bit makes the device transit to deep standby mode by setting the Flash memory to the low-power state in standby mode.

bit0	Details
Writing ''0''	Sets the Flash memory to the low-power state when the device enters standby mode according to the setting of the standby control register (STBC). (deep standby mode)
Writing "1"	Keeps the Flash memory at the normal state when the device enters standby mode according to the setting of the standby control register (STBC). (normal standby mode)

#### Notes:

• Waking up the device from deep standby mode and waking up the device from the normal standby mode differ in the time required to wake up the device after an interrupt source occurs. See the table below for details.

	Maximum time required to wake up the device from deep standby mode (SCLK: source clock, MCLK: machine clock)		
In main clock mode, main CR clock mode, or main CR PLL clock mode	(10 SCLK + 150 $\mu$ s + 6 MCLK) + time required to wake up the device from normal standby mode		
In subclock mode or sub-CR clock mode	$(2 \text{ SCLK} + 150 \ \mu\text{s} + 6 \text{ MCLK})$ + time required to wake up the device from normal standby mode		

- Refer to "■ ELECTRICAL CHARACTERISTICS" in the device data sheet for the difference between the deep standby mode and the normal standby mode in power consumption.
- Do not make the device transit to deep standby mode when a Flash command sequence (except read/reset) has been invoked.

### 3.4 Clock Modes

There are five clock modes: main clock mode, subclock mode, main CR clock mode, main CR PLL clock mode, and sub-CR clock mode. Mode switching occurs according to the settings in the system clock control register (SYCC).

#### Operations in Main Clock Mode

In main clock mode, the main clock is used as the machine clock for the CPU and peripheral functions.

The time-base timer operates using the main clock.

The watch prescaler operates using the subclock or the sub-CR clock.

While the device is operating in main clock mode, it can be set to transit to one of the following standby mode: sleep mode, stop mode, or time-base timer mode.

After a reset, the device always enters main CR clock mode regardless of the clock mode used before that reset.

#### Operations in Subclock Mode

In subclock mode, main clock oscillation is stopped\* and the subclock is used as the machine clock for the CPU and peripheral functions. In this mode, the time-base timer stops as it requires the main clock for operation.

While the device is operating in subclock mode, it can be set to transit to one of the following standby mode: sleep mode, stop mode, or watch mode.

#### Operations in Main CR Clock Mode or Main CR PLL Clock Mode

In main CR clock mode or main CR PLL clock mode, the main CR clock or the main CR PLL clock is used as the machine clock for the CPU and peripheral functions. The time-base timer and the watchdog timer operate using the main CR clock or the main CR PLL clock.

The watch prescaler operates using the subclock or the sub-CR clock.

While the device is operating in main CR clock mode or the main CR PLL clock mode, it can be set to transit to one of the following standby mode: sleep mode, stop mode, or time-base timer mode.

#### Operations in Sub-CR Clock Mode

In sub-CR clock mode, main clock oscillation is stopped\* and the sub-CR clock is used as the machine clock for the CPU and peripheral functions. In this mode, the time-base timer stops as it requires the main clock for operation. The watch prescaler operates using the sub-CR clock.

While the device is operating in sub-CR clock mode, it can be set to transit to one of the following standby mode: sleep mode, stop mode, or watch mode.

\*: The oscillation of the main clock, main CR clock, or main CR PLL clock is automatically disabled (writing "0" to SYCC2:MOSCE, SYCC2:MCRE or PLLC:MPEN respectively) when the clock mode transits from main clock mode, main CR clock mode or main CR PLL clock mode to subclock mode or sub-CR clock mode. In subclock mode or sub-CR clock mode, writing "1" to SYCC2:MOSCE, SYCC2:MCRE or PLLC:MPEN cannot enable the main clock, the main CR clock, or the main CR PLL clock respectively.

#### Clock Mode State Transition Diagram

There are five clock modes: main clock mode, subclock mode, main CR clock mode, main CR PLL clock mode and sub-CR clock mode. The device can switch between these modes according to the settings in the system clock control register (SYCC).




Figure 3.4-1 Clock Mode State Transition Diagram

Table 3.4-1	Clock Mode State Transition Table	(1 / 2)

	Current State	Next State	Description
<1>	Reset state	Main CR clock	After a reset, the device waits for the main CR clock oscillation stabilization wait time and the sub-CR clock oscillation stabilization wait time to elapse and transits to mair CR clock mode. Even if that reset is a watchdog reset, software reset or external reset caused in any clock mode, the device waits for the sub-CR clock oscillation stabilization wait time and the main CR clock oscillation stabilization wait time to elapse.
(1)		Sub-CR clock	The device transits to sub-CR clock mode when the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b100". However, when the sub-CR has been stopped according to the setting of the sub-CR clock oscillation enable bit in the system clock control register 2 (SYCC2:SCRE), the device waits for the sub-CR clock oscillation stabilization wait time to elapse before transiting to sub-CR clock mode. In other words, when the sub-CR clock oscillation is
(2)			enabled in advance, and the sub-CR clock oscillation stabilization bit in the system clock control register 2 (SYCC2:SCRDY) is "1", the device transits to sub-CR clock mode immediately after the clock mode select bits (SYCC:SCS[2:0]) are set to "0b100".
(3)	Main CR clock/ Main CR PLL	CR PLL	When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b000", the device transits to subclock mode after waiting for the subclock oscillation stabilization wait time. When the subclock oscillation is enabled by the setting of the subclock oscillation
(4)	-clock		enable bit in the system clock control register 2 (SYCC2:SOSCE), and the subclock oscillation stabilization bit in the system clock control register 2 (SYCC2:SRDY) is "1", the device transits to subclock mode immediately after the clock mode select bits (SYCC:SCS[2:0]) are set to "0b000".
(5)	-	Main clock	When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b010", the device transits to main clock mode after waiting for the main clock oscillation stabilization wait time. When the main clock oscillation is enabled by the setting of the main clock oscillation enable bit in the system clock control register 2 (SYCC2:MOSCE), and the main clock
(6)			oscillation stabilization bit in the system clock control register 2 (SYCC2:MRDY) is "1", the device transits to main clock mode immediately after the clock mode select bits (SYCC:SCS[2:0]) are set to "0b010".
(7)		Main CR clock/	When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]] are set to "0b110", the device transits to main CR clock mode after waiting for the main CR clock oscillation stabilization wait time. When the main CR clock oscillation is enabled by the setting of the main CR clock oscillation enable bit in the system clock control register 2 (SYCC2:MCRE), and the main clock oscillation stabilization bit in the system clock control register 2 (SYCC2:MCRE) is "1", the device transits to main CR clock mode immediately after the clock mode select bits (SYCC:SCS[2:0]] are set to "0b110".
(8)		Main CR PLL clock	are set to "0b110". When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b111", the device transits to main CR PLL clock mode after waiting for the main CR PLL clock oscillation stabilization wait time. When the main CR PLL clock oscillation is enabled by the setting of the main CR PLL clock enable bit in the PLL control register (PLLC:MPEN), and the main CR PLL clock oscillation stabilization bit in the PLL clock mode immediately after the clock mode select bits (SYCC:SCS[2:0]) are set to "0b111".
(9) (10)		Sub-CR clock	Same as (1) and (2)
(11) (12)		Subclock	Same as (3) and (4)

## CHAPTER 3 CLOCK CONTROLLER 3.4 Clock Modes

### **MB95630H Series**

#### Table 3.4-1 Clock Mode State Transition Table (2 / 2)

	Current State	Next State	Description
(13)	Sub-CR clock	Main CR clock/ Main CR PLL	When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b110", the device transits to main CR clock mode after waiting for the main CR clock oscillation stabilization wait time. When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b111", the device transits to main CR PLL clock mode after waiting for the main CR PLL clock oscillation stabilization wait time.
(14)		Main clock	When the clock mode select bits in the system clock control register (SYCC:SCS[2:0]) are set to "0b010", the device transits to main clock mode after waiting for the main clock oscillation stabilization wait time.
(15) (16)		Subclock	Same as (3) and (4)
(17)		Main CR clock/ Main CR PLL clock	Same as (13)
(18)		Main clock	Same as (14)
(19) (20)		Sub-CR clock	Same as (1) and (2)

### 3.5 Operations in Low Power Consumption Mode (Standby Mode)

There are four standby modes: sleep mode, stop mode, time-base timer mode and watch mode.

#### Overview of Transiting to and Returning from Standby Mode

There are four standby modes: sleep mode, stop mode, time-base timer mode, and watch mode. The device transits to standby mode according to the settings in the standby control register (STBC).

The device is released from standby mode by an interrupt or a reset. Before transiting to normal operation, the device may wait for the oscillation stabilization wait time to elapse if necessary.

When the clock mode returns from standby mode due to a reset, the device returns to main CR clock mode. When the clock mode returns from standby mode due to an interrupt, the device returns to the previous clock mode before transiting to standby mode.

#### ■ Pin States in Standby Mode

The pin state setting bit (STBC:SPL) of the standby control register can be used to keep the preceding state of an I/O port or a peripheral resource pin before its transition to stop mode, time-base timer mode or watch mode, and to set an I/O port or a peripheral resource pin to high impedance in stop mode, time-base timer mode or watch mode.

Refer to the device data sheet for the states of all pins in standby mode.

#### CHAPTER 3 CLOCK CONTROLLER 3.5 Operations in Low Power Consumption Mode (Standby Mode) 3.5 1 Notes on Lising Standby M

### 3.5.1 Notes on Using Standby Mode

Even if the standby control register (STBC) sets standby mode, transition to standby mode does not occur when an interrupt request has been generated from a peripheral resource. When the device returns from standby mode to the normal operating state in response to an interrupt, the operation that follows varies depending on whether the interrupt request is accepted or not.

#### Insert at least three NOP instructions immediately after a standby mode setting instruction.

The device requires four machine clock cycles before entering standby mode after it is set in the standby control register. During that period, the CPU executes the program. To avoid program execution during this transition to standby mode, insert at least three NOP instructions.

The device still runs normally even if instructions other than NOP instructions are inserted after the instruction that sets the device to transit to standby mode. On this occasion, the following two events may occur. Firstly, an instruction that should be executed after the standby mode is released may be executed before the device transits to standby mode. Secondly, the device may transit to standby mode while an instruction is being executed, and the execution of that same instruction is resumed after the device is released from standby mode (increasing the number of instruction execution cycles).

#### Check that clock mode transition has been completed before setting the standby mode.

Before setting the standby mode, ensure that clock-mode transition has been completed by comparing the values of the clock mode monitor bits (SYCC:SCM[2:0]) and clock mode select bits (SYCC:SCS[2:0]) in the system clock control register.

#### ■ An interrupt request may suppress the transition to standby mode.

When the standby mode is set with an interrupt request whose interrupt level is higher than "0b11" having been issued, the device ignores the value written to the standby control register and continues executing instructions without transiting to the standby mode set. Even after the interrupt of that interrupt request is processed, the device does not transit to the standby mode set.

The same operations are executed when interrupts are disabled by the interrupt enable flag (CCR:I) and the interrupt level bits (CCR:IL[1:0]) of the condition code register of the CPU.

#### ■ The standby mode is also released when the CPU rejects interrupts.

When an interrupt request whose interrupt level is higher than "0b11" is issued in standby mode, the device is released from standby mode, regardless of the settings of the interrupt enable flag (CCR:I) and the interrupt level bits (CCR:IL[1:0]) of the condition code register (CCR) of the CPU.

After being released from standby mode, the device processes interrupts if interrupts are to be accepted according to the settings of the condition code register (CCR) of the CPU. If interrupts are not to be accepted according to the settings of CCR, the device resumes instruction execution from the instruction following the one executed before the device transits to standby mode.

#### ■ In every standby mode, the following two operating modes can be selected.

1. Deep standby mode (STBC2:DSTBYX = 0)

In standby mode, the power consumption in deep standby mode is lower than that in normal standby mode. However, since the device has to wait for the Flash recovery wait time to elapse before being woken up from deep standby mode by a reset or an interrupt source, it takes more time to wake up the device from deep standby mode than from normal standby mode.

2. Normal standby mode (STBC2:DSTBYX = 1)

In standby mode, the power consumption in normal standby mode is higher than that in deep standby mode. However, since the device does not have to wait for the Flash recovery wait time to elapse before being woken up from normal standby mode by a reset or an interrupt source, it takes lesser time to wake up the device from deep standby mode than from normal standby mode.


For details of the Flash recovery wait time, see Table 3.5-2. For the difference between deep standby and normal standby in power consumption, refer to "■ ELECTRICAL CHARACTERISTICS" in the device data sheet.

#### CHAPTER 3 CLOCK CONTROLLER 3.5 Operations in Low Power Consumption MB95630H Series Mode (Standby Mode)

#### Standby Mode State Transition Diagram (with Deep Standby Mode Disabled)

Figure 3.5-1 shows a standby mode state transition diagram (with deep standby mode disabled).

#### Figure 3.5-1 Standby Mode State Transition Diagram (with Deep Standby Mode Disabled)



## Table 3.5-1Table of State Transition with Deep Standby Mode Disabled (Transition to and<br/>from Standby Mode) (1 / 2)

	State transition	Description
<1>	Normal operation after reset state	After a reset, the device transits to main CR clock mode. If the reset that has occurred is a power-on reset, a watchdog reset, a software reset, or an external reset, the device always wait for the main CR clock oscillation stabilization wait time and the sub-CR clock oscillation stabilization wait time to elapse.
(1)	Sleep mode	The device transits to sleep mode when "1" is written to the sleep bit in the standby control register (STBC:SLP).
(2)	Sleep mode	The device returns to the RUN state in response to an interrupt from a peripheral resource.
(3)		The device transits to stop mode when "1" is written to the stop bit in the standby control register (STBC:STP).
(4)	Stop mode	In response to an external interrupt, after waiting for the elapse of the oscillation stabilization wait time required according to the current clock mode, the device returns to the RUN state.
(5)	Time-base timer mode	The device transits to time-base timer mode when "1" is written to the watch bit in the standby control register (STBC:TMD) in main clock mode, main CR clock mode, or main CR PLL clock mode.
(6)		The device returns to the RUN state in response to an interrupt from a peripheral resource.

#### CHAPTER 3 CLOCK CONTROLLER 3.5 Operations in Low Power Consumption Mode (Standby Mode)

## Table 3.5-1Table of State Transition with Deep Standby Mode Disabled (Transition to and<br/>from Standby Mode) (2 / 2)


	State transition	Description
(7)	Watch mode	The device transits to watch mode when "1" is written to the watch bit in the standby control register (STBC:TMD) in subclock mode or sub-CR clock mode.
(8)		The device returns to the RUN state in response to an interrupt from a peripheral resource.

#### CHAPTER 3 CLOCK CONTROLLER 3.5 Operations in Low Power Consumption MB95630H Series Mode (Standby Mode)

#### ■ Standby Mode State Transition Diagram (with Deep Standby Mode Enabled)

Figure 3.5-2 shows a standby mode state transition diagram (with deep standby mode enabled).

#### Figure 3.5-2 Standby Mode State Transition Diagram (with Deep Standby Mode Enabled)



\*: Flash memory recovery wait time (SCLK: source clock, MCLK: machine clock)

- In main clock mode, main CR clock mode, or main CR PLL clock mode Maximum: 10 SCLK + 150 μs + 6 MCLK
- In subclock mode or sub-CR clock mode Maximum: 2 SCLK + 150 µs + 6 MCLK

## Table 3.5-2 Table of State Transition with Deep Standby Mode Enabled (Transition to and from Standby Mode)

	Otata transitian	Description
	State transition	Description
<1>	Normal operation after reset state	After a reset, the device transits to main CR clock mode. If the reset that has occurred is a power-on reset, a watchdog reset, a software reset, or an external reset, the device always wait for the main CR clock oscillation stabilization wait time and the sub-CR clock oscillation stabilization wait time to elapse.
(1)		The device transits to sleep mode when "1" is written to the sleep bit in the standby control register (STBC:SLP).
(2)	Sleep mode	In response to an interrupt from a peripheral resource, after the Flash recovery wait time elapses, the device returns to the RUN state. During the Flash recovery wait time, the device transits to sleep mode. (The CPU stops its operation; the peripheral resource resumes its operation.) However, if a program is being executed on the RAM, no Flash recovery wait time occurs.
(3)		The device transits to stop mode when "1" is written to the stop bit in the standby control register (STBC:STP).
(4)	4) Stop mode	In response to an external interrupt, after the oscillation stabilization wait time required according to the current clock mode and the Flash recovery wait time elapse, the device returns to the RUN state. When the oscillation stabilization wait time is shorter than the Flash recovery wait time, after the oscillation stabilization wait time elapses, the device transits to sleep mode and remains in sleep mode until the Flash recovery wait time elapses. When the oscillation stabilization wait time is longer than the Flash recovery wait time, after the oscillation stabilization wait time is longer than the Flash recovery wait time, after the oscillation stabilization wait time elapses, the device returns to the RUN state. However, if a program is being executed on the RAM, no Flash recovery wait time occurs.
(5)		The device transits to time-base timer mode when "1" is written to the watch bit in the standby control register (STBC:TMD) in main clock mode or main CR clock mode.
(6)	Time-base timer mode	In response to an interrupt from a peripheral resource, after the Flash recovery wait time elapses, the device returns to the RUN state. During the Flash recovery wait time, the device transits to sleep mode. (The CPU stops its operation; the peripheral resource resumes its operation.) However, if a program is being executed on the RAM, no Flash recovery wait time occurs.
(7)		The device transits to watch mode when "1" is written to the watch bit in the standby control register (STBC:TMD) in subclock mode or sub-CR clock mode.
(8)	Watch mode	In response to an interrupt from a peripheral resource, after the Flash recovery wait time elapses, the device returns to the RUN state. During the Flash recovery wait time, the device transits to sleep mode. (The CPU stops its operation; the peripheral resource resumes its operation.) However, if a program is being executed on the RAM, no Flash recovery wait time occurs.

#### In sleep mode, the operations of the CPU and watchdog timer are stopped.

#### ■ Operations in Sleep Mode

In sleep mode, the CPU and the operating clock for the watchdog timer are stopped. The CPU retains the contents of registers and RAM existing at the point immediately before the device transits to sleep mode and stops; however, all peripheral functions except the watchdog timer continue their operations.

In the case of hardware watchdog timer, if it is enabled in standby mode by the non-volatile register function, in sleep mode, the sub-CR clock does not stop and the hardware watchdog timer continues its operation. For details, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

#### • Transition to sleep mode

Writing "1" to the sleep bit in the standby control register (STBC:SLP) causes the device to enter sleep mode.

#### Release from sleep mode

A reset or an interrupt from a peripheral function releases the device from sleep mode.

With the deep standby mode control bit (STBC2:DSTBYX) set to "0", even after a reset occurs or an interrupt is generated by a peripheral function, the device continues operating in sleep mode until the Flash recovery wait time elapses.

However, if a program is being executed on the RAM, no Flash recovery wait time occurs.

In stop mode, the main clock, the main CR clock, the main CR PLL clock and the subclock are stopped.

#### Operations in Stop Mode

In stop mode, the main clock, the main CR clock, the main CR PLL clock and the subclock are stopped. In this mode, while retaining the contents of registers and RAM existing at the point immediately before the device transits to stop mode, the device stops all functions except external interrupt and low-voltage detection reset.

As for hardware watchdog timer, if it is enabled in standby mode by the non-volatile register function, in stop mode, the sub-CR clock does not stop and the hardware watchdog timer continues its operation. For details, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

• Transition to stop mode

Writing "1" to the stop bit in the standby control register (STBC:STP) causes the device to transit to stop mode. At that point, if the pin state setting bit in the standby control register (STBC:SPL) is "0", the states of the external pins are kept; if the SPL bit is "1", the states of the external pins become high impedance (a pin is pulled up if the pull-up resistor connection for that pin is selected in the pull-up register).

• Release from stop mode

The device is released from stop mode by a reset or an external interrupt. In any clock mode, if the hardware watchdog timer is enabled in standby mode by the non-volatile register function, the sub-CR clock does not stop, and the watchdog timer and the watch prescaler operate in stop mode. The device can also be released from stop mode by an interrupt from the watch prescaler. For details, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

With the deep standby mode control bit (STBC2:DSTBYX) set to "0", after a reset occurs or an interrupt is generated by a peripheral function, the device executes different operations, depending on the relation between the oscillation stabilization wait time and the Flash recovery wait time as explained below.

- When the oscillation stabilization wait time is shorter than the Flash recovery wait time After the oscillation stabilization wait time elapses, the device transits to sleep mode and remains in sleep mode until the Flash recovery wait time elapses.
- When the oscillation stabilization wait time is longer than the Flash recovery wait time After the oscillation stabilization wait time elapses, the device returns to the RUN state.

However, if a program is being executed on the RAM, no Flash recovery wait time occurs.

#### Note:

If the device is released from stop mode by an interrupt, a peripheral function having transited to stop mode during operation resumes operating from the point at which it transited to stop mode. Therefore, some settings of that peripheral function, such as the initial interval time of the interval timer, become undefined. Initialize that peripheral function if necessary after releasing the device from stop mode.

### 3.5.4 Time-base Timer Mode

In time-base timer mode, only the main clock oscillator, the subclock oscillator, the time-base timer, and the watch prescaler operate. The CPU and the operating clock for peripheral functions are stopped in this mode.

#### Operations in Time-base Timer Mode

The time-base timer mode is a mode in which main clock supply is stopped except the clock supply to the time-base timer. In this mode, while retaining the contents of registers and RAM existing at the point immediately before the device transits to time-base timer mode, the device stops all functions except the time-base timer, external interrupt and low-voltage detection reset.

Subclock oscillation and sub-CR clock oscillation can be enabled or disabled by the subclock oscillation enable bit and the sub-CR clock oscillation enable bit in the system clock control register 2 (SYCC2:SOSCE, SCRE) respectively. If the subclock oscillates, the watch prescaler continues its operation.

In the case of hardware watchdog timer, if it is enabled in standby mode by the non-volatile register function, in time-base timer mode, the sub-CR clock does not stop and the hardware watchdog timer continues its operation. For details, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

#### • Transition to time-base timer mode

If the clock mode monitor bits in the system clock control register (SYCC:SCM[2:0]) are "0b010", "0b110", or "0b111", writing "1" to the watch bit in the standby control register (STBC:TMD) causes the device to transit to time-base timer mode.

The device can transit to time-base timer mode only when the clock mode is main clock mode, main CR clock mode or main CR PLL clock mode.

After the device transits to time-base time mode, if the pin state setting bit in the standby control register (STBC:SPL) is "0", the states of the external pins are kept; if the SPL bit is "1", the states of the external pins become high impedance (a pin is pulled up if the pull-up resistor connection for that pin is selected in the pull-up register).

#### • Release from time-base timer mode

The device is released from time-base timer mode by a reset, a time-base timer interrupt, or an external interrupt.

Subclock oscillation and sub-CR clock oscillation can be enabled or disabled by setting the subclock oscillation enable bit (SOSCE) and the sub-CR clock oscillation enable bit (SCRE) in the system clock control register 2 (SYCC2). When the subclock oscillates, the device can be released from time-base timer mode by an interrupt from the watch prescaler.

With the deep standby mode control bit (STBC2:DSTBYX) set to "0", even after a reset occurs or an interrupt is generated by a peripheral function, the device transits to sleep mode until the Flash recovery wait time elapses.

However, if a program is being executed on the RAM, no Flash recovery wait time occurs.

#### Note:

If the device is released from time-base timer mode by an interrupt, a peripheral function having transited to time-base timer mode during operation resumes operating from the point at which it transited to time-base timer mode. Therefore, some settings of that peripheral function, such as the initial interval time of the interval timer, become undefined. Initialize that peripheral function if necessary after releasing the device from time-base timer mode.

## 3.5.5 Watch Mode

In watch mode, only the subclock, the sub-CR clock and the watch prescaler operate. The CPU and the operating clock for peripheral functions are stopped in this mode.

## Operations in Watch Mode

In watch mode, while retaining the contents of registers and RAM existing at the point immediately before the device transits to watch mode, the device stops all functions except the watch prescaler, external interrupt and low-voltage detection reset.

In the case of hardware watchdog timer, if it is enabled in standby mode by the non-volatile register function, in watch mode, the sub-CR clock does not stop and the hardware watchdog timer continues its operation. For details, see "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE".

#### • Transition to watch mode

If the clock mode monitor bits in the system clock control register (SYCC:SCM[2:0]) are "0b000" or "0b100", writing "1" to the watch bit in the standby control register (STBC:TMD) causes the device to transit to watch mode.

The device can transit to watch mode only when the clock mode is subclock mode or sub-CR clock mode.

After the device transits to watch mode, if the pin state setting bit in the standby control register (STBC:SPL) is "0", the states of the external pins are kept; if the SPL bit is "1", the states of the external pins become high impedance (a pin is pulled up if the pull-up resistor connection for that pin is selected in the pull-up register).

#### • Release from watch mode

The device is released from watch mode by a reset, a watch interrupt, or an external interrupt.

With the deep standby mode control bit (STBC2:DSTBYX) set to "0", even after a reset occurs or an interrupt is generated by a peripheral function, the device transits to sleep mode until the Flash recovery wait time elapses.

However, if a program is being executed on the RAM, no Flash recovery wait time occurs.

Note:

If the device is released from watch mode by an interrupt, a peripheral function having transited to time-base timer mode during operation resumes operating from the point at which it transited to time-base timer mode. Therefore, some settings of that peripheral function, such as the initial interval time of the interval timer, become undefined. Initialize that peripheral function if necessary after releasing the device from watch mode.

## 3.6 Clock Oscillator Circuit

The clock oscillator circuit generates an internal clock with an oscillator connected to the clock oscillation pin or by inputting a clock signal to the clock oscillation pin.

## Clock Oscillator Circuit

• Using crystal oscillators and ceramic oscillators

Connect crystal oscillators or ceramic oscillators as shown in Figure 3.6-1.





Figure 3.6-1 Sample Connection of Crystal Oscillators and Ceramic Oscillators

#### Using external clock

As shown in Figure 3.6-2, connect the external clock to the X0 pin while leaving the X1 pin unconnected or supplying inverted clock of the X0 pin to the X1 pin (refer to the device data sheet). To supply clock signals to the subclock from an external clock, connect that external clock to the X0A pin while leaving the X1A pin unconnected.



#### Figure 3.6-2 Sample Connection of External Clocks

## 3.7 Overview of Prescaler

The prescaler generates the count clock source to be supplied to various peripheral functions from the machine clock (MCLK) and the count clock output from the time-base timer.

## Prescaler

The prescaler generates the count clock source to be supplied to various peripheral functions from the machine clock (MCLK) with which the CPU operates and from the count clock  $(F_{CH}/2^7, F_{CH}/2^8, F_{CRH}/2^6, F_{CRH}/2^7, F_{MCRPLL}/2^6, \text{ or } F_{MCRPLL}/2^7)$  output from the time-base timer. The count clock source is a clock whose frequency is divided by the prescaler or a buffered clock. The peripheral functions listed below use the clock whose frequency is divided by the prescaler as the count clock source.


The prescaler has no control register and always operates with the machine clock (MCLK) and the count clock ( $F_{CH}/2^7$ ,  $F_{CH}/2^8$ ,  $F_{CRH}/2^6$ ,  $F_{CRH}/2^7$ ,  $F_{MCRPLL}/2^6$ , or  $F_{MCRPLL}/2^7$ ) of the time-base timer.

- 8/16-bit composite timer
- 8/10-bit A/D converter
- 8/16-bit PPG
- 16-bit PPG timer
- 16-bit reload timer
- UART/SIO dedicated baud rate generator

## 3.8 Configuration of Prescaler

#### Figure 3.8-1 is the block diagram of the prescaler.

#### Block Diagram of Prescaler



5-bit counter

This counter counts the machine clock (MCLK) and outputs the count value to the output control circuit.

Output control circuit

Based on the 5-bit counter value, this circuit supplies clocks generated by dividing the machine clock (MCLK) by 2, 4, 8, 16, or 32 to individual peripheral functions. The circuit also buffers the clock from the time-base timer ( $F_{CH}/2^7$ ,  $F_{CH}/2^8$ ,  $F_{CRH}/2^6$ ,  $F_{CRH}/2^7$ ,

 $F_{MCRPLL}/2^6$ , or  $F_{MCRPLL}/2^7$ ) and supplies it to peripheral functions.

#### Input Clock

The prescaler uses the machine clock, or the output clock of the time-base timer as the input clock.

#### Output Clock

The prescaler supplies clocks to the following peripheral functions:

- 8/16-bit composite timer
- 8/10-bit A/D converter
- 8/16-bit PPG
- 16-bit PPG timer
- 16-bit reload timer
- UART/SIO dedicated baud rate generator

## 3.9 Operation of Prescaler

## The prescaler generates count clock sources to different peripheral functions.

## Operation of Prescaler

The prescaler generates count clock sources from a clock whose frequency is generated by dividing the machine clock (MCLK), or from buffered signals from the time-base timer ( $F_{CH}/2^7$ ,  $F_{CH}/2^8$ ,  $F_{CRH}/2^6$ ,  $F_{CRH}/2^7$ ,  $F_{MCRPLL}/2^6$ , or  $F_{MCRPLL}/2^7$ ), and then supplies them to different peripheral functions. The prescaler keeps operating while the machine clock and the clocks from the time-base timer are being supplied.

Table 3.9-1, Table 3.9-2 and Table 3.9-3 list the count clock sources generated by the prescaler.

Count clock source frequency	Frequency (F <sub>CH</sub> = 20 MHz, MCLK = 10 MHz)	Frequency (F <sub>CH</sub> = 32 MHz, MCLK = 16 MHz)	Frequency (F <sub>CH</sub> = 32.5 MHz, MCLK = 16.25 MHz)
MCLK/2	5 MHz	8 MHz	8.125 MHz
MCLK/4	2.5 MHz	4 MHz	4.0625 MHz
MCLK/8	1.25 MHz	2 MHz	2.0313 MHz
MCLK/16	0.625 MHz	1 MHz	1.0156 MHz
MCLK/32	0.3125 MHz	0.5 MHz	0.5078 MHz
$F_{CH}/2^7$	156.25 kHz	250 kHz	253.9 kHz
F <sub>CH</sub> /2 <sup>8</sup>	78.125 kHz	125 kHz	126.95 kHz

#### Table 3.9-1Count Clock Sources Generated by Prescaler (F<sub>CH</sub>)

Table 3.9-2	Count Clock Sources	Generated by	Prescaler	(F <sub>CRH</sub> )
-------------	---------------------	--------------	-----------	---------------------

Count clock source frequency	Frequency (F <sub>CRH</sub> = 4 MHz, MCLK= 4 MHz)
MCLK/2	2 MHz
MCLK/4	1 MHz
MCLK/8	0.5 MHz
MCLK/16	0.25 MHz
MCLK/32	125 kHz
F <sub>CRH</sub> /2 <sup>6</sup>	62.5 kHz
F <sub>CRH</sub> /2 <sup>7</sup>	31.25 kHz

Count clock source frequency	Frequency (F <sub>MCRPLL</sub> = 8 MHz, MCLK = 8 MHz)	Frequency (F <sub>MCRPLL</sub> = 10 MHz, MCLK = 10 MHz)	Frequency (F <sub>MCRPLL</sub> = 12 MHz, MCLK = 12 MHz)	Frequency (F <sub>MCRPLL</sub> = 16 MHz, MCLK = 16 MHz)
MCLK/2	4 MHz	5 MHz	6 MHz	8 MHz
MCLK/4	2 MHz	2.5 MHz	3 MHz	4 MHz
MCLK/8	1 MHz	1.25 MHz	1.5 MHz	2 MHz
MCLK/16	0.5 MHz	0.625 MHz	0.75 MHz	1 MHz
MCLK/32	0.25 MHz	0.3125 MHz	0.375 MHz	0.5 MHz
F <sub>MCRPLL</sub> /2 <sup>6</sup>	125 kHz	156.25 kHz	187.5 kHz	0.25 MHz
F <sub>MCRPLL</sub> /2 <sup>7</sup>	62.5 kHz	78.125 kHz	93.75 kHz	125 kHz


## Table 3.9-3 Count Clock Sources Generated by Prescaler (F<sub>MCRPLL</sub>)

## 3.10 Notes on Using Prescaler

## This section provides notes on using the prescaler.

The prescaler operates with the machine clock and the clock generated from the time-base timer, and keeps operating while those clocks are being supplied. Therefore, in the operation immediately after a peripheral resource is started, an error of up to one cycle of the clock source captured by that peripheral resource will occur, depending on the output value of the prescaler.

#### Figure 3.10-1 Clock Capture Error Occurring Immediately after a Peripheral Function Starts



The prescaler count value affects the following peripheral functions:

- 8/16-bit composite timer
- 8/10-bit A/D converter
- 8/16-bit PPG
- 16-bit PPG timer
- 16-bit reload timer
- UART/SIO dedicated baud rate generator

# CHAPTER 4 RESET

This section describes the reset operation.

- 4.1 Reset Operation
- 4.2 Register
- 4.3 Notes on Using Reset

## 4.1 Reset Operation

When a reset source occurs, the CPU immediately stops the process being executed and enters the reset release wait state. When the reset is released, the CPU reads mode data and the reset vector from the Flash memory (mode fetch). When the power is switched on or when the device is released from a reset in subclock mode, sub-CR clock mode, or stop mode, the CPU performs mode fetch after the oscillation stabilization wait time has elapsed.

## Reset Sources

There are five reset sources for the reset.

Table 4.1-1	<b>Reset Sources</b>
-------------	----------------------

Reset source	Reset condition
External reset	"L" level is input to the external reset pin.
Software reset	"1" is written to the software reset bit in the standby control register (STBC:SRST).
Watchdog reset	The watchdog timer overflows.
Power-on reset	The power is switched on.
Low-voltage detection reset (optional)	The supply voltage falls below the detection voltage.

#### External reset

An external reset is generated if "L" level is input to the external reset pin ( $\overline{RST}$ ).

An external input reset signal is received asynchronously with the operating clock of the microcontroller via the internal noise filter and then generates an internal reset signal that is synchronized with the machine clock to initialize the internal circuit. Therefore, the operating clock of the microcontroller is necessary for initializing the internal circuit. In order to operate with the external clock, external clock signals must be input. However, the external pins (including I/O ports and peripheral functions) are reset asynchronously. In addition, there is a standard value of the pulse width for external reset input. If the value is below the standard value, a reset signal may not be accepted.

The standard value is shown in the device data sheet. Design an external reset circuit that satisfies the standard value.

#### Software reset

Writing "1" to the software reset bit of the standby control register (STBC:SRST) generates a software reset.

#### Watchdog reset

After the watchdog timer starts, a watchdog reset is generated if the watchdog timer is not cleared within a predetermined period of time.

#### Power-on reset

A power-on reset is generated when the power is switched on.

• Low-voltage detection reset (optional)

The circuit is only available on certain products. Check the availability of the circuit in the device data sheet.

The low-voltage detection reset circuit generates a reset if the power supply voltage falls below a predetermined level.

The logical function of the low-voltage detection reset is equivalent to that of the power-on reset. All information relating to the power-on reset of this hardware manual also applies to the low-voltage detection reset.

For details of the low-voltage detection reset, see "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT".

#### Reset Time

The reset time varies according to the reset source.

• In the case of software reset, watchdog reset and external reset:

The reset time is affected by the number of machine cycles selected before a reset, the RAM access protection function inhibiting resets during the RAM access, and the sub-CR clock oscillation stabilization wait time. The effective time of the RAM access protection function lengthens according to the number of machine clock cycles selected before a reset.

When a reset occurs with the sub-CR clock oscillation stabilization bit in the system clock control register 2 (SYCC2:SCRDY) set to "1", the device is released from the reset state after the main CR clock oscillation stabilization wait time elapses.

When a reset occurs with the sub-CR clock oscillation stabilization bit in the system clock control register 2 (SYCC2:SCRDY) set to "0", the device is released from the reset state after both sub-CR clock oscillation stabilization wait time and main CR clock oscillation stabilization wait time elapse.

• In the case of power-on reset and low-voltage detection reset:

The device is released from the reset state after both sub-CR clock oscillation stabilization wait time and main CR clock oscillation stabilization wait time elapse.

## Reset Output

When the reset input function is effective and the reset output function is effective, the  $\overline{RST}$  pin outputs "L" level while resetting it. However, the function to output "L" level is not provided for external reset in the reset pin.

For details of the reset input function and the reset output function setting, see "CHAPTER 28 SYSTEM CONFIGURATION CONTROLLER".

## Overview of Reset Operation




Figure 4.1-1 Reset Operation Flow

In any reset, the CPU performs mode fetch after the main CR clock oscillation stabilization wait time elapses.

## Effect of Reset on RAM Contents

When a reset occurs, the CPU halts the operation of the command currently being executed, and enters the reset state. However, during RAM access execution, in order to protect the RAM access, an internal reset signal synchronized with the machine clock is generated after an RAM access ends. This function prevents a word-data write operation from being interrupted by a reset while data of two bytes is being written.

## ■ Pin State During a Reset

When a reset occurs, an I/O port or a peripheral resource pin remains high impedance until the setting of that I/O port or that peripheral resource pin by software is executed after the reset is released.

Note:

Connect a pull-up resistor to a pin that becomes high impedance during a reset to prevent the device from malfunctioning.

For details of the states of all pins during a reset, refer to the device data sheet.

## 4.2 Register

## This section provides details of the register for reset.

 Table 4.2-1
 List of Register for Reset

Register abbreviation	Register name	Reference
RSRR	Reset source register	4.2.1

## 4.2.1 Reset Source Register (RSRR)

## The reset source register indicates the source of a reset generated.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field				EXTS	WDTR	PONR	HWR	SWR
Attribute	-	_	_	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	Х	Х	Х	Х	Х

## Register Functions

[bit7:5] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit4] EXTS: External reset flag bit

When this bit is set to "1", that indicates an external reset has occurred.

When any other reset occurs, this bit retains the value that has existed before such reset occurs.

This bit reads "0" when read by a read access. A write access (writing "0" or "1") to this bit sets it to "0".

bit4	Details	
Read access	The read value is always "0".	
Being set to "1"	ndicates that the an external reset has occurred.	
Write access	Sets this bit to "0".	

#### [bit3] WDTR: Watchdog reset flag bit

When this bit is set to "1", that indicates a watchdog reset has occurred.

When any other reset occurs, this bit retains the value that has existed before such reset occurs.

This bit reads "0" when read by a read access. A write access (writing "0" or "1") to this bit sets it to "0".

bit3	Details	
Read access	The read value is always "0".	
Being set to "1"	ndicates that the a watchdog reset has occurred.	
Write access	Sets this bit to "0".	

[bit2] PONR: Power-on reset flag bit

When this bit is set to "1", that indicates a power-on reset or a low-voltage detection reset (optional) has occurred.

When any other reset occurs, this bit retains the value that has existed before such reset occurs. The circuit is only available on certain products. Check the availability of the circuit in the device data sheet. This bit reads "0" when read by a read access. A write access (writing "0" or "1") to this bit sets it to "0".

bit2	Details
Read access	The read value is always "0".
Being set to "1"	Indicates that the a power-on reset or a low-voltage detection reset (optional) has occurred.
Write access	Sets this bit to "0".

#### [bit1] HWR: Hardware reset flag bit

When this bit is set to "1", that indicates a hardware reset (power-on reset, low-voltage detection reset (optional), external reset or watchdog reset) other than software reset has occurred. Therefore, when any of bit2 to bit4 is set to "1", this bit is set to "1" as well.

When a software reset occurs, the bit retains the value that has existed before the software reset occurs. This bit reads "0" when read by a read access. A write access (writing "0" or "1") to this bit sets it to "0".

bit1	Details	
Read access	The read value is always "0".	
Being set to "1"	ndicates that the a hardware reset has occurred.	
Write access	Sets this bit to "0".	

[bit0] SWR: Software reset flag bit

When this bit is set to "1", that indicates a software reset has occurred.

When a hardware reset occurs, the bit retains the value that has existed before the hardware reset occurs.

This bit reads "0" when read by a read access. A write access (writing "0" or "1") to this bit or a power-on reset sets it to "0".

bit0	Details			
Read access	The read value is always "0".			
Being set to "1"	Being set to "1" Indicates that the a software reset has occurred.			
Write access	Sets this bit to "0".			

Note:

Since reading the reset source register clears its contents, save the contents of this register to the RAM before using those contents for calculation.

## ■ State of Reset Source Register (RSRR)

#### Table 4.2-2 State of Reset Source Register

Reset source	EXTS	WDTR	PONR	HWR	SWR
Power-on reset	×	×	1	1	0
Low-voltage detection reset (optional)	×	×	1	1	0
Software reset	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$	1
Watchdog reset	$\bigtriangleup$	1	$\bigtriangleup$	1	$\bigtriangleup$
External reset	1	$\bigtriangleup$	$\bigtriangleup$	1	Δ

1: Flag set

 $\triangle$ : Previous state kept

×: Indeterminate

EXTS: When this bit is set to "1", that indicates an external reset has occurred.

WDTR: When this bit is set to "1", that indicates a watchdog reset has occurred.

PONR: When this bit is set to "1", that indicates a power-on reset or low-voltage detection reset (optional) has occurred.

HWR: When this bit is set to "1", that indicates one of the following reset has occurred: an external reset, a watchdog reset, a power-on reset or a low-voltage detection reset (optional).

SWR: When this bit is set to "1", that indicates that a software reset has occurred.

## 4.3 Notes on Using Reset

## This section provides notes on using the reset.

## Notes on Using Reset

• Initialization of registers and bits by reset source

Some registers and bits are initialized only by a certain reset source.

- The type of reset source determines which bit in the reset source register (RSRR) is to be initialized.
- The oscillation stabilization wait time setting register (WATR) of the clock controller can only be initialized by a power-on reset.

## CHAPTER 5 INTERRUPTS

This chapter describes the interrupts.

5.1 Interrupts

## 5.1 Interrupts

#### This section describes the interrupts.

#### Overview of Interrupts

The New 8FX family has 24 interrupt request inputs for respective peripheral functions, for each of which an interrupt level can be set independently to each other.

When a peripheral resource generates an interrupt request, the interrupt request is output to the interrupt controller. The interrupt controller checks the interrupt level of that interrupt request and then notifies the CPU of the generation of the interrupt. The CPU processes that interrupt according to the interrupt acceptance status. The device wakes up from standby mode by an interrupt request generated in standby mode and resumes executing instructions.

#### Interrupt Requests from Peripheral Functions

When the CPU receives an interrupt request, it branches to the interrupt service routine with the interrupt vector table address corresponding to the interrupt request as the address of the branch destination.

The priority of each interrupt request in interrupt processing can be set to one of the four levels by the interrupt level setting registers (ILR0 to ILR5).

While an interrupt is being processed in the interrupt service routine, if another interrupt whose interrupt request is of the same level or below the one of the interrupt being processed is generated, it is processed after the current interrupt service routine is completed. In addition, if multiple interrupt requests that are set to the same interrupt level are made, IRQ00 is at the top of the priority order.

For interrupt sources, refer to "■ INTERRUPT SOURCE TABLE" in the device data sheet.

## 5.1.1 Interrupt Level Setting Registers (ILR0 to ILR5)

The interrupt level setting registers (ILR0 to ILR5) contain 24 pairs of 2-bit data assigned to the interrupt requests of different peripheral functions. Each pair of bits (interrupt level setting bits) is used to set the interrupt level of an interrupt request.

ILR0	_		_					
bit	7	6	5	4	3	2	1	
Field		8[1:0]		2[1:0]		[1:0]		[1:0]
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
nitial value	1	1	1	1	1	1	1	1
ILR1								
bit	7	6	5	4	3	2	1	0
Field	L07	'[1:0]	L06	6[1:0]	L05	[1:0]	L04	[1:0]
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
nitial value	1	1	1	1	1	1	1	1
ILR2								
bit	7	6	5	4	3	2	1	0
Field	L11	[1:0]	L10[1:0]		L09[1:0]		L08[1:0]	
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
nitial value	1	1	1	1	1	1	1	1
ILR3								
bit	7	6	5	4	3	2	1	0
Field	L15	ō[1:0]	L14	<b>I</b> [1:0]	L13	[1:0]	L12	[1:0]
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
nitial value	1	1	1	1	1	1	1	1
ILR4								
bit	7	6	5	4	3	2	1	0
Field	L19	0[1:0]	L18[1:0]		L17[1:0]		L16[1:0]	
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
nitial value	1	1	1	1	1	1	1	1
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	5[1:0]
ILR5 bit	7	6	5	4	3	2	1	0
Field		8[1:0]		2[1:0]		[1:0]		)[1:0]
	R/W	R/W	R/W	R/W	R/W	[1.0] R/W	R/W	R/W
Attribute					1 1/ 1 1			

The interrupt level setting registers assign a pair of bits to every interrupt request. The values of interrupt level setting bits in these registers represent the priority of an interrupt request (interrupt level: 0 to 3) in interrupt processing.

MN702-00009-1v0-E

The interrupt level setting bits are compared with the interrupt level bits in the condition code register (CCR:IL[1:0]).

If the interrupt level of an interrupt request is 3, the CPU ignores that interrupt request.

Table 5.1-1 shows the relationships between interrupt level setting bits and interrupt levels.

#### Table 5.1-1 Relationships Between Interrupt Level Setting Bits and Interrupt Levels

LXX[1:0]	Interrupt level	Priority
00	0	Highest
01	1	<b>▲</b>
10	2	▼
11	3	Lowest (No interrupt)

XX:00 to 23 Number of an interrupt request

While the main program is being executed, the interrupt level bits in the condition code register (CCR:IL[1:0]) are "0b11".

## 5.1.2 Interrupt Processing


When an interrupt request is made by a peripheral resource, the interrupt controller notifies the CPU of the interrupt level of that interrupt request. When the CPU is ready to accept interrupts, it halts the program it is executing and executes an interrupt service routine.

## ■ Interrupt Processing

The procedure for processing an interrupt is as follows: the generation of an interrupt source in a peripheral resource, the execution of the main program, the setting of the interrupt request flag bit, the evaluation of the interrupt request enable bit, the evaluation of the interrupt level (ILR0 to ILR5 and CCR:IL[1:0]), the checking for interrupt requests of the same interrupt level made simultaneously, and the evaluation of the interrupt enable flag (CCR:I).

Figure 5.1-1 shows the interrupt processing.

Figure 5.1-1 Interrupt Processing



- (1) All interrupt requests are disabled immediately after a reset. In the peripheral resource initialization program, initialize those peripheral functions that generate interrupts and set their interrupt levels in their respective interrupt level setting registers (ILR0 to ILR5) before starting operating such peripheral functions. The interrupt level can be set to 0, 1, 2, or 3. Level 0 is given the highest priority, and level 1 the second highest. Assigning level 3 to a peripheral resource disables interrupts from that peripheral resource.
- (2) Execute the main program (or the interrupt service routine in the case of nested interrupts).
- (3) When an interrupt source is generated in a peripheral resource, the interrupt request flag bit for that peripheral resource is set to "1". Provided that the interrupt request enable bit for that peripheral resource has been set to the value that enables interrupts, an interrupt request of that peripheral resource is output to the interrupt controller.
- (4) The interrupt controller keeps monitoring interrupt requests from individual peripheral functions and notifies the CPU of the interrupt level having priority over the others among interrupt levels already made. If there are interrupt requests having the same interrupt level, their positions in the priority order are also compared in the interrupt controller.
- (5) If the interrupt level received has priority over (smaller interrupt level number) the level set in the interrupt level bits (CCR:IL[1:0]) in the condition code register, the CPU checks the content of the interrupt enable flag (CCR:I), and accepts the interrupt provided that interrupts have been enabled (CCR:I = 1).
- (6) The CPU saves the contents of the program counter (PC) and the program status (PS) to the stack, captures the start address of the interrupt service routine from the corresponding interrupt vector table address, modifies the values of the interrupt level bits in the condition code register (CCR:IL[1:0]) to the values of the interrupt level received, then starts executing the interrupt service routine.
- (7) Finally, the CPU uses the RETI instruction to restore the values of the program counter (PC) and the program status (PS) from the stack and resumes executing the instruction following the one executed just before the interrupt.

#### Note:

The interrupt request flag bit for a peripheral resource is not automatically cleared to "0" after an interrupt request is accepted. Therefore, such bit must be cleared to "0" by using a program (writing "0" to the interrupt request flag bit) in the interrupt service routine.

The low power consumption (standby mode) is released by an interrupt. For details, see "3.5 Operations in Low Power Consumption Mode (Standby Mode)".

## 5.1.3 Nested Interrupts


Different interrupt levels can be assigned to multiple interrupt requests from peripheral functions in the interrupt level setting registers (ILR0 to ILR5) to process nested interrupts.

## Nested Interrupts

During the execution of an interrupt service routine, if another interrupt request whose interrupt level has priority over the interrupt level of the interrupt being processed is made, the CPU suspends the current interrupt processing and accepts the interrupt request given priority. The interrupt level of an interrupt request can be set to 0 to 3. If it is set to 3, the CPU does not accept that interrupt request.

#### [Example: Nested interrupts]

In the following example of nested interrupts, assuming that the external interrupt is to be given priority over the timer interrupt, the interrupt level of the timer interrupt is set to 2 and that of the external interrupt to 1. If the external interrupt is generated while the timer interrupt is being processed, they are processed as shown in Figure 5.1-2.



#### Figure 5.1-2 Example of Nested Interrupts

- While the timer interrupt is being processed, the interrupt level bits in the condition code register (CCR:IL[1:0]) hold the same value as that of the interrupt level setting registers (ILR0 to ILR5) corresponding to the timer interrupt (level 2 in this example). If an interrupt request whose interrupt level has priority over the interrupt level of the timer interrupt (level 1 in the example) is made, that interrupt is processed first.
- To temporarily disable nested interrupts processing while the timer interrupt is being processed, disable interrupts by setting the interrupt enable flag in the condition code register (CCR:I) to "0", or set the interrupt level bits (CCR:IL[1:0]) to "0b00".
- After the interrupt processing is completed, if the interrupt return instruction (RETI) is executed, the value of the program counter (PC) and that of the program status (PS) are restored, and the CPU resumes executing the program interrupted. In addition, the values of the condition code register (CCR) return to the ones existing before the interrupt due to the restoration of the value of the program status (PS).

## 5.1.4 Interrupt Processing Time

Before the CPU enters the interrupt service routine after an interrupt request is made, it needs to wait for the interrupt processing time, which consists of the time between the occurrence of an interrupt request and the end of the execution of the instruction being executed, and the interrupt handling time (the time required to initiate interrupt processing) to elapse. The maximum interrupt processing time is 26 machine clock cycles.

## ■ Interrupt Processing Time

Before executing the interrupt service routine after an interrupt request is made, the CPU needs to wait for the interrupt request sampling wait time and the interrupt handling time to elapse.

Interrupt request sampling wait time

The CPU decides whether an interrupt request has occurred by sampling the interrupt request during the last cycle of an instruction. Therefore, the CPU cannot recognize interrupt requests while executing an instruction. This sampling wait time reaches its maximum when an interrupt request occurs immediately after the CPU starts executing the DIVU instruction, whose execution cycle is the longest (17 machine clock cycles).

Interrupt handling time

After accepting an interrupt, the CPU requires nine machine clock cycles to perform the following interrupt processing setup:

- Saves the value of the program counter (PC) and that of the program status (PS) to the stack.
- Sets the PC to the start address (interrupt vector) of interrupt service routine.
- Updates the interrupt level bits (CCR:IL[1:0]) in the program status (PS).




Figure 5.1-3 Interrupt Processing Time

When an interrupt request occurs immediately after the CPU starts executing the DIVU instruction, whose execution cycle is the longest (17 machine clock cycles), the interrupt processing time spans 26 machine clock cycles.

The span of a machine clock cycle varies depending on the clock mode and main clock speed change (gear function). For details, see "CHAPTER 3 CLOCK CONTROLLER".

## 5.1.5 Stack Operation During Interrupt Processing

This section describes how the contents of a register are saved and restored during interrupt processing.

## ■ Stack Operation at the Start of Interrupt Processing

Once the CPU accepts an interrupt, it automatically saves the current value of the program counter (PC) and that of the program status (PS) values to the stack.

Figure 5.1-4 shows the stack operation at the start of interrupt processing.




Figure 5.1-4 Stack Operation at Start of Interrupt Processing

## ■ Stack Operation after Returning from Interrupt

When the CPU executes the interrupt return instruction (RETI) at the end of interrupt processing, it restores from the stack the value of the program status (PS) first and that of the program counter (PC), which is opposite to the sequence of saving the two values to the stack. After the restoration, both PS and PC return to their states before the start of interrupt processing.

Note:

Since the value of the accumulator (A) and that of the temporary accumulator (T) are not automatically saved to the stack, use the PUSHW and POPW instructions to save and restore the values of A and T.

## 5.1.6 Interrupt Processing Stack Area


The stack area in RAM is used for interrupt processing. The stack pointer (SP) contains the start address of the stack area.

## ■ Interrupt Processing Stack Area

The stack area is also used for saving and restoring the program counter (PC) when the subroutine call instruction (CALL) or the vector call instruction (CALLV) is executed, and for saving temporarily and restoring register contents by the PUSHW and POPW instructions.

- The stack area is secured on the RAM together with the data area.
- Initialize the stack pointer (SP) so that it indicates the biggest RAM address and make the data area start from the smallest RAM address.

Figure 5.1-5 shows an example of setting the interrupt processing stack area.



#### Figure 5.1-5 Example of Setting Interrupt Processing Stack Area

#### Note:

The stack area is utilized by interrupts, sub-routine calls, the PUSHW instruction, etc. in descending order of addresses. It is released by return instructions (RETI, RET), the POPW instruction, etc. in ascending order of addresses. If the address value of the stack area used decreases due to nested interrupts or subroutine calls, do not let the stack area overlap the data area and the general-register area, both of which retain other data.

# CHAPTER 6

This chapter describes the configuration and operations of the I/O port.

- 6.1 Overview
- 6.2 Configuration and Operations

## 6.1 Overview

## The I/O port is used to control general-purpose I/O pins.

#### ■ Overview

The I/O port has functions to output data from the CPU and capture input signals into the CPU with the port data register (PDR). The I/O direction of an individual I/O pin can be set as desired by using the corresponding to that I/O pin in the port direction register (DDR).

The number of I/O ports varies among products. For the exact number of I/O ports on a product, refer to the device data sheet.

In this chapter, "x" represents the port number in a register name. For details of register names and their respective abbreviations of a product, refer to the device data sheet.

Table 6.1-1 lists the registers for each port.

Register name	Register abbreviation
Port x data register	PDRx
Port x direction register	DDRx
Port x pull-up register	PULx
A/D input disable register (upper)*	AIDRH
A/D input disable register (lower)*	AIDRL

#### Table 6.1-1 List of Port Registers

\*: Refer to "■ I/O MAP" in the device data sheet for the availability of the A/D input disable register (upper) and A/D input disable register (lower).

## 6.2 Configuration and Operations

## This section focuses on its configuration and operations as a general-purpose I/O port.

For details of peripheral functions, see their respective chapters.

## ■ Configuration of I/O Port

An I/O port is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port x data register (PDRx)
- Port x direction register (DDRx)
- Port x pull-up register (PULx)
- A/D input disable register (upper) (AIDRH)
- A/D input disable register (lower) (AIDRL)

## Operations of I/O Port

- Operation as an output port
  - A pin becomes an output port if the bit in the DDRx register corresponding to that pin is set to "1".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - When a pin is used as an output port, it outputs the value of the PDRx register to external pins.
  - If data is written to the PDRx register, the value is stored in the output latch and is output to the pin set as an output port as it is.
  - Reading the PDRx register returns the PDRx register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDRx register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using an analog input shared pin as an input port, set the corresponding bit in the A/D input disable register (upper/lower) (AIDRH/AIDRL) to "1".
- If data is written to the PDRx register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRx register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRx register, the PDRx register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRx register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRx register. However, if the read-modify-write (RMW) type of instruction is used to read the PDRx register, the PDRx register value is returned.
- Operation as a peripheral function input pin
  - To set a pin as an input port, set the bit in the DDRx register bit corresponding to the input pin of a peripheral function to "0".
  - When using the analog input shared pin as another peripheral function input pin, configure it as an input port, which is the same as the operation as an input port.
  - Reading the PDRx register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDRx register, the PDRx register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRx register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRH/AIDRL register is initialized to "0".

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRx register value. The input of that pin is locked at "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt, the input is enabled and not blocked.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Operation as an analog input pin

- Set the bit in the DDRx register corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRH/AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PULx register to "0".
- Operation as an external interrupt input pin
  - Set the bit in the DDRx register corresponding to the external interrupt input pin to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PULx register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULx register.

# CHAPTER 7 TIME-BASE TIMER

This chapter describes the functions and operations of the time-base timer.

- 7.1 Overview
- 7.2 Configuration
- 7.3 Interrupt
- 7.4 Operations and Setting Procedure Example
- 7.5 Register
- 7.6 Notes on Using Time-base Timer

## 7.1 Overview

The time-base timer is a 24-bit free-run down-counting counter. It is synchronized with the main clock divided by two or with the main CR clock or with the main CR PLL clock. The clock can be selected by the SCS[2:0] bits in the SYCC register. The time-base timer has an interval timer function that can repeatedly generate interrupt requests at regular intervals.

## ■ Interval Timer Function

The interval timer function repeatedly generates interrupt requests at regular intervals by using the main clock divided by two or using the main CR clock or the main CR PLL clock as the count clock.

- The counter of the time-base timer counts down so that an interrupt request is generated every time a selected interval time elapses.
- The length of an interval time can be selected from the following 16 types.

Table 7.1-1 shows the interval times available for the time-base timer.

	Interval time if the main clock is used	Interval time if the main CR clock is used	Interval time if the main CR clock is multiplied by a PLL multiplier of 2
	$(2^n \times 2/F_{CH}^{*1})$	$(2^n \times 1/F_{CRH}^{*2})$	$(2^n \times 1/F_{MCRPLL}^{*3})$
n=9	256 µs	128 µs	64 µs
n=10	512 μs	256 μs	128 μs
n=11	1.024 ms	512 µs	256 µs
n=12	2.048 ms	1.024 ms	512 μs
n=13	4.096 ms	2.048 ms	1.024 ms
n=14	8.192 ms	4.096 ms	2.048 ms
n=15	16.384 ms	8.192 ms	4.096 ms
n=16	32.768 ms	16.384 ms	8.192 ms
n=17	65.536 ms	32.768 ms	16.384 ms
n=18	131.072 ms	65.536 ms	32.768 ms
n=19	262.144 ms	131.072 ms	65.536 ms
n=20	524.288 ms	262.144 ms	131.072 ms
n=21	1.049 s	524.288 ms	262.144 ms
n=22	2.097 s	1.049 s	524.288 ms
n=23	4.194 s	2.097 s	1.049 s
n=24	8.389 s	4.194 s	2.097 s

Table 7.1-1 Interval Times of Time-base Timer

\*1:  $F_{CH} = 4 \text{ MHz}$  $\therefore 2/F_{CH} = 0.5 \text{ µs}$ 

\*2: 
$$F_{CRH} = 4 \text{ MHz}$$

 $\therefore 1/F_{CRH} = 0.25 \ \mu s$ 

\*3:  $F_{MCRPLL} = 8 \text{ MHz}$ 

PLL multiplier = 
$$2$$

 $F_{CRH} \times PLL$  multiplier = 4 MHz × 2 = 8 MHz


$$\therefore 1/F_{MCRPLL} = 0.125 \ \mu s$$

## 7.2 Configuration

The time-base timer consists of the following blocks:

- Time-base timer counter
- Counter clear circuit
- Interval timer selector
- Time-base timer control register (TBTC)

#### Block Diagram of Time-base Timer



#### Figure 7.2-1 Block Diagram of Time-base Timer

#### CHAPTER 7 TIME-BASE TIMER 7.2 Configuration

## **MB95630H Series**

#### • Time-base timer counter

This is a 24-bit downcounter using the main clock divided by two, the main CR clock, or the main CR PLL clock as its count clock.

#### • Counter clear circuit

This circuit controls the clearing of the time-base timer counter.

#### • Interval timer selector

This circuit selects one bit out of 16 bits in the 24 bits of the time-base timer counter as the interval timer.

#### • Time-base timer control register (TBTC)

This register selects the interval time, clears the counter, controls interrupts and checks the state of the time-base timer.

#### Input Clock

The time-base timer uses the main clock divided by two or the main CR clock or the main CR PLL clock as its input clock (count clock).

#### Output Clock

The time-base timer supplies clocks to the clock supervisor counter, the software watchdog timer and the prescaler.

## 7.3 Interrupt

An interrupt request is generated when the interval time selected by the timebase timer elapses (interval timer function).

#### ■ Interrupt When Interval Function Is in Operation

When the time-base timer counter counts down by using the internal count clock and the timebase timer counter underflows due to the passage of the selected interval time, the time-base timer interrupt request flag bit (TBTC:TBIF) is set to "1". If the time-base timer interrupt request enable bit is enabled (TBTC:TBIE = 1), an interrupt request will be generated to the interrupt controller.

- Regardless of the value of the TBIE bit, the TBIF bit is set to "1" when the selected bit underflows.
- With the TBIF bit having been set to "1", if the TBIE bit is changed from the disable state to the enable state (0 → 1), an interrupt request is generated immediately.
- The TBIF bit will not be set to "1" if the counter is cleared (TBTC:TCLR = 1) at the same time as the time-base timer counter underflows.
- In the interrupt service routine, write "0" to the TBIF bit to clear an interrupt request.

Note:

When enabling the output of interrupt requests after canceling a reset (TBTC:TBIE = 1), always clear the TBIF bit at the same time (TBTC:TBIF = 0).

Table 7.3-1	Interrupt of Time-base Timer
-------------	------------------------------

Item	Description
Interrupt condition	The interval time set by "TBTC:TBC[3:0]" has elapsed.
Interrupt flag	TBTC:TBIF
Interrupt enable	TBTC:TBIE

## 7.4 **Operations and Setting Procedure Example**

#### This section describes the operations of the interval timer function of the timebase timer.

#### ■ Operations of Time-base Timer

The counter of the time-base timer is initialized to "0xFFFFFF" after a reset, and starts counting while being synchronized with the main clock divided by two, the main CR clock, or the main CR PLL clock.

The time-base timer continues to count down as long as the main clock, the main CR clock, or the main CR PLL clock is oscillating. Once the main clock, the main CR clock, or the main CR PLL clock stops, the counter stops counting and is initialized to "0xFFFFFF".

The settings shown in Figure 7.4-1 are required to use the interval timer function.

		-							
		bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
I	TBTC	TBIF	TBIE	-	TBC3	TBC2	TBC1	TBC0	TCLR
I		0	1		0	0	0	0	0
		<ul> <li>⊚: Bit to</li> <li>1 : Set to</li> <li>0 : Set to</li> </ul>	o "1".						

Figure 7.4-1 Settings of Interval Timer Function

When the time-base timer clear bit in the time-base timer control register (TBTC:TCLR) is set to "1", the counter of the time-base timer is initialized to "0xFFFFFF" and continues to count down. When the selected interval time has elapsed, the time-base timer interrupt request flag bit of the time-base timer control register (TBTC:TBIF) becomes "1". In other words, an interrupt request is generated at each interval time selected, based on the time when the counter was last cleared.

#### ■ Clearing Time-base Timer

With the output of the time-base timer being used in other peripheral functions, clearing the time-base timer affects their operations in various ways such as changing the count time of a peripheral function.

When clearing the counter by using the time-base timer clear bit (TBTC:TCLR), modify the settings of other peripheral functions whenever necessary so that clearing the counter does not have any unexpected effect on them.

When the output of the time-base timer is selected as the count clock for the watchdog timer, clearing the time-base timer also clears the watchdog timer.

The time-base timer is cleared not only by the TCLR bit, but also when the main clock, the main CR clock, or the main CR PLL clock is stopped and the oscillation stabilization wait time is necessary. The time-base timer is cleared in the following situations:

- When the device transits from the main clock mode or main CR clock mode or the main CR PLL clock mode to the stop mode
- When the device transits from the main clock mode or main CR clock mode or the main CR PLL clock mode to the subclock mode or sub-CR clock mode
- At power-on
- At low-voltage detection reset


#### Operation Examples of Time-base Timer

Figure 7.4-2 shows examples of operations under the following conditions:

- 1. When a power-on reset is generated
- 2. When the device enters the sleep mode during the operation of the interval timer function in main clock mode, main CR clock mode or main CR PLL clock mode
- 3. When the device enters the stop mode during the main clock mode, main CR clock mode or main CR PLL clock mode
- 4. When a request is generated to clear the counter

If the device transits to the time-base time mode, the same operations are executed as those executed when the device transits to the sleep mode.

In stop mode in which the clock mode is subclock mode, sub-CR clock mode, main clock mode, main CR clock mode or main CR PLL clock mode, the timer operation stops because it is cleared and the main clock stops.





#### CHAPTER 7 TIME-BASE TIMER 7.4 Operations and Setting Procedure Example

## **MB95630H Series**

#### Setting Procedure Example

Below is an example of procedure for setting the time-base timer.

- Initial settings
  - 1. Set the interrupt level. (ILR\*)
  - 2. Set the interval time. (TBTC:TBC[3:0])
  - 3. Enable interrupts and clear the interrupt request flag. (TBTC:TBIE = 1, TBTC:TBIF = 0)
  - 4. Clear the counter. (TBTC:TCLR = 1)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

#### • Processing interrupts

- 1. Clear the interrupt request flag. (TBTC:TBIF = 0)
- 2. Clear the counter. (TBTC:TCLR = 1)

## 7.5 Register

### This section describes the register of the time-base timer.

#### Table 7.5-1 List of Time-base Timer Register

Register abbreviation	Register name	Reference
TBTC	Time-base timer control register	7.5.1

## 7.5.1 Time-base Timer Control Register (TBTC)

The time-base timer control register (TBTC) selects the interval time, clears the counter, controls interrupts and checks the status of the time-base timer.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	TBIF	TBIE	_	TBC3	TBC2	TBC1	TBC0	TCLR
Attribute	R/W	R/W	_	R/W	R/W	R/W	R/W	W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] TBIF: Time-base timer interrupt request flag bit

This bit is set to "1" when the interval time selected by the time-base timer has elapsed.

When this bit and the time-base timer interrupt request enable bit (TBIE) are set to "1", an interrupt request is output.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit7 Details				
Reading "0"	Indicates that the interval time has not elapsed.			
Reading "1"	Indicates that the interval time has elapsed.			
Writing ''0''	Clears this bit.			
Writing "1"	Has no effect on operation.			

[bit6] TBIE: Time-base timer interrupt request enable bit

This bit enables or disables output of interrupt requests to interrupt controller.

When this bit and the time-base timer interrupt request flag bit (TBIF) are set to "1", a time-base timer interrupt request is output.

bit6	Details		
Writing "0" Disables the time-base timer interrupt request.			
Writing "1" Enables the time-base timer interrupt request.			

#### [bit5] Undefined bit

The read value is always "0". Writing a value to this bit has no effect on operation.

[bit4:1] TBC[3:0]: Interval time select bits These bits select interval time.

	Details							
bit4:1	Interval time (Main clock, F <sub>CH</sub> = 4 MHz)	Interval time (Main CR clock, F <sub>CRH</sub> = 4 MHz)	Interval time (Main CR clock multiplied by a PLL multiplier of 2, F <sub>MCRPLL</sub> = 8 MHz)					
Writing "0100"	$2^9 \times 2/F_{CH} (256 \ \mu s)$	$2^9 \times 1/F_{CRH} (128 \ \mu s)$	$2^9 \times 1/F_{MCRPLL}$ (64 µs)					
Writing "0000"	$2^{10} \times 2/F_{CH} (512 \mu s)$	$2^{10} \times 1/F_{CRH}$ (256 µs)	$2^{10} \times 1/F_{MCRPLL}$ (128 µs)					
Writing "0101"	$2^{11} \times 2/F_{CH} (1.024 \text{ ms})$	$2^{11} \times 1/F_{CRH} (512 \ \mu s)$	$2^{11} \times 1/F_{MCRPLL}$ (256 µs)					
Writing "0001"	$2^{12} \times 2/F_{CH} (2.048 \text{ ms})$	$2^{12} \times 1/F_{CRH} (1.024 \text{ ms})$	$2^{12} \times 1/F_{MCRPLL}$ (512 µs)					
<b>Writing ''0110''</b> $2^{13} \times 2/F_{CH}$ (4.096 ms)		$2^{13} \times 1/F_{CRH}$ (2.048 ms)	$2^{13} \times 1/F_{MCRPLL}$ (1.024ms)					
Writing "0010"	$2^{14} \times 2/F_{CH} (8.192 \text{ ms})$	$2^{14} \times 1/F_{CRH}$ (4.096 ms)	$2^{14} \times 1/F_{MCRPLL}$ (2.048 ms)					
Writing "0111"	$2^{15} \times 2/F_{CH}$ (16.384 ms)	$2^{15} \times 1/F_{CRH}$ (8.192 ms)	$2^{15} \times 1/F_{MCRPLL}$ (4.096 ms)					
Writing ''0011''	$2^{16} \times 2/F_{CH}$ (32.768 ms)	$2^{16} \times 1/F_{CRH}$ (16.384 ms)	$2^{16} \times 1/F_{MCRPLL}$ (8.192 ms)					
Writing ''1000''	$2^{17} \times 2/F_{CH}$ (65.536 ms)	$2^{17} \times 1/F_{CRH}$ (32.768 ms)	$2^{17} \times 1/F_{MCRPLL}$ (16.384 ms)					
Writing "1001"	$2^{18} \times 2/F_{CH} (131.072 \text{ ms})$	$2^{18} \times 1/F_{CRH}$ (65.536 ms)	$2^{18} \times 1/F_{MCRPLL}$ (32.768 ms)					
Writing ''1010''	$2^{19} \times 2/F_{CH}$ (262.144 ms)	$2^{19} \times 1/F_{CRH}$ (131.072 ms)	$2^{19} \times 1/F_{MCRPLL}$ (65.536 ms)					
Writing "1011"	$2^{20} \times 2/F_{CH}$ (524.288 ms)	$2^{20} \times 1/F_{CRH}$ (262.144 ms)	$2^{20} \times 1/F_{MCRPLL}$ (131.072 ms)					
Writing "1100" $2^{21} \times 2/F_{CH} (1.049 \text{ s})$		$2^{21} \times 1/F_{CRH}$ (524.288 ms)	$2^{21} \times 1/F_{MCRPLL}$ (262.144 ms)					
Writing "1101"	$2^{22} \times 2/F_{CH} (2.097 \text{ s})$	$2^{22} \times 1/F_{CRH} (1.049 s)$	$2^{22} \times 1/F_{MCRPLL}$ (524.288 ms)					
Writing "1110"	$2^{23} \times 2/F_{CH} (4.194 s)$	$2^{23} \times 1/F_{CRH} (2.097 \text{ s})$	$2^{23} \times 1/F_{MCRPLL} (1.049 s)$					
Writing "1111"	$2^{24} \times 2/F_{CH} (8.389 \text{ s})$	$2^{24} \times 1/F_{CRH}$ (4.194 s)	$2^{24} \times 1/F_{MCRPLL}$ (2.097 s)					

#### [bit0] TCLR: Time-base timer clear bit

This bit clears all bits in the counter of the time-base timer to "1".

bit0	Details			
Read access The read value is always "0".				
Writing "0" Has no effect on operation.				
Writing "1"         Clears all bits in the counter of the time-base timer to "1".				

Note: When the output of the time-base timer is selected as the count clock for the software watchdog timer, clear the time-base timer with this bit also clears the software watchdog timer.

## 7.6 Notes on Using Time-base Timer

#### This section provides notes on using the time-base timer.

#### Notes on Using Time-base Timer

• When setting the timer by program

The timer cannot be waken up from interrupt processing when the time-base timer interrupt request flag bit (TBTC:TBIF) is set to "1" and the interrupt request enable bit is enabled (TBTC:TBIE = 1). Always clear the TBIF bit in the interrupt service routine.

• Clearing Time-base Timer

The time-base timer is cleared not only by the time-base timer clear bit (TBTC:TCLR = 1) but also when the oscillation stabilization wait time of the main clock, the main CR clock, or the main CR PLL clock is required. When the time-base timer is selected as the count clock of the software watchdog timer (WDTC:CS[1:0] = 0b00 or 0b01), clearing the time-base timer also clears the software watchdog timer.

• Peripheral functions receiving clock from time-base timer

In the mode where the source oscillation of the main clock is stopped, the counter is cleared and the time-base timer stops operating. In addition, if the counter of the time-base timer is cleared with the output of the time-base timer being used in other peripheral functions, that will affect the operations of such peripheral operations such as the changing of their operating cycles.

After the counter of the time-base timer is cleared, the clock that is output from the time-base timer for the software watchdog timer returns to the initial state. However, since the software watchdog timer counter is also cleared at the same time as the clock for the software watchdog timer returns to the initial state, the software watchdog timer operates in its normal cycle.

# CHAPTER 8 HARDWARE/SOFTWARE WATCHDOG TIMER

This chapter describes the functions and operations of the watchdog timer.

- 8.1 Overview
- 8.2 Configuration
- 8.3 Operations and Setting Procedure Example
- 8.4 Register
- 8.5 Notes on Using Watchdog Timer

## 8.1 Overview

## The watchdog timer serves as a counter used to prevent programs from running out of control.

#### ■ Watchdog Timer Function

The watchdog timer functions as a counter used to prevent programs from running out of control. Once the watchdog timer is activated, its counter needs to be cleared at specified intervals regularly. A watchdog reset is generated if the timer is not cleared within a certain amount of time due to a problem such as a program entering an infinite loop.

- Count clock for the software/hardware watchdog timer
  - For the software watchdog timer, the output of the time-base timer or of the watch prescaler or of the sub-CR timer can be used as the count clock.
  - For the hardware watchdog timer, only the output of the sub-CR timer can be used as the count clock.

• Activation of the software/hardware watchdog timer

- The software/hardware watchdog timer is to be activated according to the values at the addresses 0xFFBE and 0xFFBF on the Flash memory, which are copied to the watchdog timer selection ID register (upper/lower) (WDTH/WDTL) (0x0FEB/0x0FEC).
- In the case of software activation (software watchdog), the watchdog timer register (WDTC) must be set to start the watchdog timer function.
- In the case of hardware activation (hardware watchdog), the watchdog timer starts automatically after a reset. It can also stop or run in stop mode according to the values at the addresses 0xFFBE and 0xFFBF on the Flash memory, which are copied to the watchdog timer selection ID register (upper/lower) (WDTH/WDTL) (0x0FEB/0x0FEC). See "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE" for details of the watchdog timer selection ID.
- The intervals of the watchdog timer are shown in Table 8.1-1. If the counter of the watchdog timer is not cleared, a watchdog reset is generated between the minimum time and the maximum time. Clear the counter of the watchdog timer within the minimum time.

Table 8.1-1 Interval Times of Watchdog Timer

Count clock type	Count clock switch bit	Interval time		
Count clock type	CS[1:0], CSP	Minimum time	Maximum time	
Time-base timer output	0b000 (software watchdog timer)	524 ms	1.05 s	
(main clock = 4 MHz)	0b010 (software watchdog timer)	262 ms	524 ms	
Watch prescaler output	0b100 (software watchdog timer)	500 ms	1.00 s	
(subclock = 32.768 kHz)	0b110 (software watchdog timer)	250 ms	500 ms	
Sub-CR timer (sub-CR clock = 50 kHz -150 kHz)	0bXX1* <sup>1</sup> (software watchdog timer) or hardware watchdog timer* <sup>2</sup>	437 ms	2.62 s	

\*1: X = 0 or 1


\*2: CS[1:0] = 0b00, CSP = 1 (read-only)

## 8.2 Configuration

The watchdog timer consists of the following blocks:

- Count clock selector
- Watchdog timer counter
- Reset control circuit
- Watchdog timer clear selector
- Counter clear control circuit
- Watchdog timer control register (WDTC)

#### Block Diagram of Watchdog Timer



#### • Count clock selector

This selector selects the count clock of the watchdog timer counter.

#### Watchdog timer counter

This is a 1-bit counter that uses the output of the time-base timer or of the watch prescaler or of the sub-CR timer as the count clock.

#### Reset control circuit

This circuit generates a reset signal when the watchdog timer counter overflows.

#### • Watchdog timer clear selector

This selector selects the watchdog timer clear signal.

#### Counter clear control circuit

This circuit controls the clearing and stopping of the watchdog timer counter.

#### • Watchdog timer control register (WDTC)

This register performs setup for activating/clearing the watchdog timer counter as well as for selecting the count clock.

#### Input Clock

The watchdog timer uses the output clock of the time-base timer or of the watch prescaler or of the sub-CR timer as the input clock (count clock).

## 8.3 **Operations and Setting Procedure Example**

## The watchdog timer generates a watchdog reset when the watchdog timer counter overflows.

#### Operations of Watchdog Timer

• How to activate the watchdog timer

#### Software watchdog

- The watchdog timer is activated when "0b0101" is written to the watchdog control bits of the watchdog timer control register (WDTC:WTE[3:0]) for the first time after a reset. The count clock switch bits of the watchdog timer control register (WDTC:CS[1:0], CSP) should also be set at the same time.
- Once the watchdog timer is activated, a reset is the only way to stop its operation.

#### Hardware watchdog

- To activate the hardware watchdog timer, write any value except "0xA596" to the addresses 0xFFBE and 0xFFBF on the Flash memory. After a reset, the data in 0xFFBE and 0xFFBF on the Flash memory are copied to the watchdog timer selection ID register (upper/lower) (WDTH/WDTL) (0x0FEB/0x0FEC). Writing "0xA597" to the addresses 0xFFBE and 0xFFBF on the Flash memory enables the hardware watchdog timer except in standby modes; writing any value other than "0xA596" and "0xA597" enables the hardware watchdog timer in all modes. See "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE" for details of the watchdog timer selection ID.
- Start operation after a reset is released.
- CS[1:0] and CSP bits are read-only bits fixed at "0b001".
- The counter of the watchdog timer is cleared by a reset, and the watchdog timer resumes its operation after the reset is released.
- Clearing the watchdog timer
  - When the counter of the watchdog timer is not cleared within the interval time, it overflows, allowing the watchdog timer to generate a watchdog reset.
  - The counter of the hardware watchdog timer is cleared when "0b0101" is written to the watchdog control bits of the watchdog timer control register (WDTC:WTE[3:0]). The counter of the software watchdog timer is cleared when "0b0101" is written to the watchdog control bits of the watchdog timer control register (WDTC:WTE[3:0]) for the second time and from the second time onward.
  - The watchdog timer is cleared at the same time as the timer selected as the count clock (time-base timer or watch prescaler) is cleared.

Operation in standby mode


- In the case of activating the software watchdog timer, or starting the hardware watchdog timer with its operation in standby mode disabled, regardless of the clock mode selected, once the device transits to standby mode, the counter of the watchdog timer is cleared and the watchdog timer stops its operation. When the device wakes up from standby mode, the watchdog timer resumes its operation.
- In the case of activating the hardware watchdog timer with its operation in standby mode enabled, whether the device transits to standby mode or wakes up from standby mode, the counter of the watchdog timer is not cleared and the watchdog timer continues its operation.

#### Note:

The watchdog timer is also cleared when the timer selected as the count clock (timebase timer or watch prescaler) is cleared. For this reason, the watchdog timer cannot function if the software is set to repeatedly clear the timer selected as the count clock of the watchdog timer at the interval time selected for the watchdog timer.

#### Interval time

The interval time varies depending on the timing of clearing the watchdog timer. Figure 8.3-1 shows the correlation between the timing of clearing the watchdog timer and the interval time when the time-base timer output  $F_{CH}/2^{21}$  ( $F_{CH}$ : main clock) is selected as the count clock (main clock = 4 MHz).





#### Operation in subclock mode

When a watchdog reset is generated in subclock mode, the timer starts operating in main clock mode after the oscillation stabilization wait time has elapsed. The reset signal is output during this oscillation stabilization wait time.

#### Setting Procedure Example

Below is the procedure for setting the software watchdog timer.

- 1. Select the count clock. (WDTC:CS[1:0], CSP)
- 2. Activate the watchdog timer. (WDTC:WTE[3:0] = 0b0101)
- 3. Clear the watchdog timer. (WDTC:WTE[3:0] = 0b0101)

Below is the procedure for setting the hardware watchdog timer.

- 1. Write any value except "0xA596" to the addresses 0xFFBE and 0xFFBF on the Flash memory. After a reset, the data in 0xFFBE and 0xFFBF on the Flash memory are copied to the watchdog timer selection ID register (upper/lower) (WDTH/WDTL) (0x0FEB/ 0x0FEC). Writing "0xA597" to the addresses 0xFFBE and 0xFFBF on the Flash memory enables the hardware watchdog timer except in standby modes; writing any value other than "0xA596" and "0xA597" enables the hardware watchdog timer in all modes. See "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE" for details of the watchdog timer selection ID.
- 2. Clear the watchdog timer. (WDTC:WTE[3:0] = 0b0101)

## 8.4 Register

#### This section describes the register of the watchdog timer.

#### Table 8.4-1 List of Watchdog Timer Register

Register abbreviation	Register name	Reference
WDTC	Watchdog timer control register	8.4.1

## 8.4.1 Watchdog Timer Control Register (WDTC)

The watchdog timer control register (WDTC) activates or clears the watchdog timer.

#### Register Configuration

MB95630H Series

-		-								
bit	7	6	5	4	3	2	1	0		
Field	CS1	CS0	CSP	HWWDT	WTE3	WTE2	WTE1	WTE0		
Attribute and initial values for software watchdog timer										
Attribute	R/W	R/W	R/W	R	W	W	W	W		
Initial value	0	0	0	0	0	0	0	0		
Attribute and	Attribute and initial values for hardware watchdog timer									
Attribute	R	R	R	R	W	W	W	W		
Initial value	0	0	1	1	0	0	0	0		

#### Register Functions

[bit7:6] CS[1:0]: Count clock switch bits

[bit5] CSP: Count clock select sub-CR selector bit

These bits select the count clock of the watchdog timer.

Write to these bits at the same time as activating the watchdog timer by the watchdog control bits. No change can be made once the watchdog timer is activated.

	bit7	bit6	bit5	Details (F <sub>CH</sub> : main clock, F <sub>CRH</sub> : main CR clock, F <sub>MCRPLL</sub> : main CR PLL clock, F <sub>CL</sub> : subclock, F <sub>CRL</sub> : sub-CR clock)
Writing	0	0	0	Output cycle of time-base timer $(2^{21}/F_{CH}, 2^{20}/F_{CRH} \text{ or } 2^{20}/F_{MCRPLL})$
Writing	0	1	0	Output cycle of time-base timer $(2^{20}/F_{CH}, 2^{19}/F_{CRH} \text{ or } 2^{19}/F_{MCRPLL})$
Writing	1	0	0	Output cycle of watch prescaler $(2^{14}/F_{CL} \text{ or } 2^{13}/F_{CRL})$
Writing	1	1	0	Output cycle of watch prescaler $(2^{13}/F_{CL} \text{ or } 2^{12}/F_{CRL})$
Writing	0/1	0/1	1	Output cycle of sub-CR timer (2 <sup>16</sup> /F <sub>CRL</sub> )

Note: Since the time-base timer is stopped in subclock mode or sub-CR clock mode, always select the output of the watch prescaler in subclock mode.

#### [bit4] HWWDT: Hardware watchdog timer start bit

This is a read-only bit used to confirm the start/stop of the hardware watchdog timer.

bit4	Details
Reading "U"	Indicates that the hardware watchdog timer has stopped (The software watchdog timer can be activated).
Reading "1"	Indicates that the hardware watchdog timer has been activated.

#### [bit3:0] WTE[3:0]: Watchdog control bits

These bits controls the watchdog timer.

The read value of these bits is always "0b0000".

bit3:0	Details		
Writing ''0101''	<ul> <li>Activates the watchdog timer (in the first write access after a reset) or clears it (from the second write access after a reset).</li> <li>In the case of activating the watchdog timer Writing "0101" to these bits in the first write access after a reset starts the software watchdog timer.</li> <li>In the case of clearing the watchdog timer Writing "0101" to these bits in the first write access or later after a reset clears the hardware watchdog timer.</li> <li>Writing "0101" to these bits in the second write access or later after a reset clears the software watchdog timer.</li> <li>Writing "0101" to these bits in the second write access or later after a reset clears the software watchdog timer.</li> </ul>		
Writing a value other than ''0101''	Has no effect on operation.		

#### Note:

Using the read-modify-write (RMW) type of instruction to access the WDTC register is prohibited.

## 8.5 Notes on Using Watchdog Timer

#### This section provides notes on using the watchdog timer.

#### Notes on Using Watchdog Timer

- Stopping the watchdog timer
  - Software watchdog timer

Once activated, the watchdog timer cannot be stopped until a reset is generated.

#### • Selecting the count clock

#### Software watchdog timer

The count clock switch bits (WDTC:CS[1:0], CSP) can be modified only when the watchdog control bits (WDTC:WTE[3:0]) are set to "0b0101" after the activation of the watchdog timer. The count clock switch bits cannot be set by a bit manipulation instruction. Moreover, the bit settings should not be changed once the timer is activated.

In subclock mode or sub-CR clock mode, the time-base timer does not operate because the main clock, the main CR clock, or the main CR PLL clock stops oscillating.

In order to make the watchdog timer operate in subclock mode or sub-CR clock mode, it is necessary to select the watch prescaler as the count clock beforehand and set WDTC:CS[1:0], CSP to "0b100" or "0b110" or "0bXX1" (X = 0 or 1).

#### Clearing the watchdog timer

Clearing the timer (time-base timer or watch prescaler or sub-CR timer) used as the count clock of the watchdog timer also clears the counter of the watchdog timer.

The counter of the watchdog timer is cleared when the watchdog timer transits to sleep mode, stop mode, time-base timer mode, or watch mode, except in the case of activating hardware watchdog timer whose operation in standby mode has been enabled.

#### Programming precaution

When creating a program in which the watchdog timer is cleared repeatedly in the main loop, set the processing time of the main loop including the interrupt processing time to the minimum watchdog timer interval time or shorter.

Hardware watchdog timer (operation in standby mode has been enabled)

The hardware watchdog timer does not stop in stop mode, sleep mode, time-base timer mode or watch mode. Therefore, the hardware watchdog timer is not cleared by the CPU even if the internal clock stops. (in stop mode, sleep mode, time-base timer mode or watch mode).

Regularly release the device from standby mode and clear the watchdog timer. However, depending on the setting of the oscillation stabilization wait time setting register, a watchdog reset may be generated after the CPU wakes up from stop mode in subclock mode or sub-CR clock mode.

Take account of the setting of the subclock stabilization wait time when selecting the subclock.

## CHAPTER 9 WATCH PRESCALER

This chapter describes the functions and operations of the watch prescaler.

- 9.1 Overview
- 9.2 Configuration
- 9.3 Interrupt
- 9.4 Operations and Setting Procedure Example
- 9.5 Register
- 9.6 Notes on Using Watch Prescaler

## 9.1 Overview

The watch prescaler is a 16-bit down-counting, free-run counter, which is synchronized with the subclock divided by two or the sub-CR clock divided by two. It has an interval timer function that continuously generates interrupt requests at regular intervals.

#### Interval Timer Function

The interval timer function continuously generates interrupt requests at regular intervals, using the subclock divided by two or the sub-CR clock divided by two as its count clock.

- The counter of the watch prescaler counts down and an interrupt request is generated whenever the selected interval time has elapsed.
- The interval time can be selected from the following eight types:

Table 9.1-1 shows the interval times of the watch prescaler.

Table 9.1-1 Interval Times of Watch Prescaler

	Interval time (Sub-CR clock) $(2^n \times 2/F_{CRL}^{*1})$	Interval time (Subclock) $(2^n \times 2/F_{CL}^{*2})$
n=10	20.48 ms	62.5 ms
n=11	40.96 ms	125 ms
n=12	81.92 ms	250 ms
n=13	163.84 ms	500 ms
n=14	327.68 ms	1 s
n=15	655.36 ms	2 s
n=16	1.311 s	4 s
n=17	2.621 s	8 s

\*1:  $2/F_{CRL}=20 \ \mu s$  when  $F_{CRL}=100 \ kHz$ 

\*2:  $2/F_{CL}$ =61.035 µs when  $F_{CL}$ =32.768 kHz

#### Note:


Refer to the device data sheet for the accuracy of the sub-CR clock frequency.

## 9.2 Configuration

The watch prescaler consists of the following blocks:

- Watch prescaler counter
- Counter clear circuit
- Interval timer selector
- Watch prescaler control register (WPCR)

#### ■ Block Diagram of Watch Prescaler



#### Figure 9.2-1 Block Diagram of Watch Prescaler

#### CHAPTER 9 WATCH PRESCALER 9.2 Configuration

## **MB95630H Series**

• Watch prescaler counter (counter)

This is a 16-bit downcounter that uses the subclock divided by two or the sub-CR clock divided by two as its count clock.

#### • Counter clear circuit

This circuit controls the clearing of the watch prescaler.

#### • Interval timer selector

This circuit selects one out of the eight bits used for the interval timer among 17 bits available in the watch prescaler counter.

• Watch prescaler control register (WPCR)

This register selects the interval time, clears the counter, controls interrupts and checks the status.

#### Input Clock

The watch prescaler uses the subclock divided by two or the sub-CR clock divided by two as its input clock (count clock).

#### Output Clock

The watch prescaler supplies its clock to the software watchdog timer.

## 9.3 Interrupt

An interrupt request is generated when the selected interval time of the watch prescaler has elapsed (interval timer function).

#### Interrupts in Operation of Interval Timer Function (Watch Prescaler Interrupts)

In any mode except the stop mode in which the subclock mode or the sub-CR clock mode is used, if the watch prescaler counter counts down using the subclock divided by two or the sub-CR clock divided by two and the selected interval time elapses, the watch prescaler interrupt request flag bit is set to "1" (WPCR:WTIF = 1). At that time, if the watch prescaler interrupt request enable bit has been enabled (WPCR:WTIE = 1), an interrupt request is output from the watch prescaler to the interrupt controller.

- Regardless of the value in the WTIE bit, the WTIF bit is set to "1" as soon as the time set by the watch interrupt interval time select bits has elapsed.
- When the WTIF bit is set to "1", changing the WTIE bit from the disable state to the enable state (WPCR:WTIE = 0 → 1) immediately generates an interrupt request.
- The WTIF bit will not be set to "1" if the counter is cleared (WPCR:WCLR = 1) at the same time as the selected bit overflows.
- Write "0" to the WTIF bit in the interrupt service routine to clear an interrupt request.

Note:

To enable the output of interrupt requests after releasing a reset, set the WTIE bit in the WPCR register to "1" and clear the WTIF bit in the same register simultaneously.

#### Table 9.3-1 Interrupt of Watch Prescaler

Item	Description
Interrupt condition	Interval time set by "WPCR:WTC[2:0]" has elapsed.
Interrupt flag	WPCR:WTIF
Interrupt enable	WPCR:WTIE

## 9.4 **Operations and Setting Procedure Example**

#### The watch prescaler operates as an interval timer.

#### Operations of Interval Timer Function (Watch Prescaler)

The counter of the watch prescaler continues to count down using the subclock divided by two or the sub-CR clock divided by two as its count clock as long as the subclock or the sub-CR clock oscillates.

When cleared (WPCR:WCLR = 1), the counter starts counting down from "0xFFFF". Once it reaches "0x0000", it returns to "0xFFFF" to continue counting. As soon as the time set by the interrupt interval time select bits has elapsed during the counting down, the watch prescaler interrupt request flag bit (WPCR:WTIF) is set to "1" in any mode except the stop mode in which the subclock mode or the sub-CR clock mode is used. In other words, a watch interrupt request is generated at every selected interval time, based on the time when the counter was last cleared.

#### Clearing Watch Prescaler

If the watch prescaler is cleared, other peripheral functions that are using the watch prescaler output are affected by changes in count time and by other factors.

When clearing the counter using the watch prescaler clear bit (WPCR:WCLR), modify the settings of other peripheral functions so that clearing the counter does not have any unexpected effect on them.

When the output of the watch prescaler is selected as the count clock, clearing the watch prescaler also clears the watchdog timer.

The watch prescaler is cleared not only by the watch prescaler clear bit (WPCR:WCLR) but also when the subclock or the sub-CR clock is stopped and the oscillation stabilization wait time is necessary. The watch prescaler is cleared in the following situations:

- When the device transits from the subclock mode or sub-CR clock mode to the stop mode
- When the subclock oscillation enable bit or the sub-CR clock oscillation enable bit in the system clock control register 2 (SYCC2:SOSCE or SCRE) is set to "0" in main clock mode, main CR clock mode, or main CR PLL clock mode.

In addition, the counter of the watch prescaler is cleared and stops operating when a reset is generated.

#### Input Clock Selection for Watch Prescaler

Below are the clocks selected as input clocks of the watch prescaler in different clock modes.

- In main clock mode, main CR clock mode, and main CR PLL clock mode
- When the subclock oscillation is enabled and the subclock oscillation stabilization wait time elapses, the subclock is selected as the input clock of the watch prescaler.

When the sub-CR clock oscillation is enabled and the sub-CR clock oscillation stabilization wait time elapses, the sub-CR clock is selected as the input clock of the watch prescaler.

When the subclock oscillation and the sub-CR clock oscillation are enabled, and the oscillation stabilization wait time elapses, the subclock is selected as the input clock of the watch prescaler.

In subclock mode

Only the subclock is used as the input clock of the watch prescaler.

• In sub-CR clock mode

Only the sub-CR clock is used as the input clock of the watch prescaler.

#### ■ Operation Example of Watch Prescaler

Figure 9.4-1 shows an operation example under the following conditions:

- 1. When a power-on reset occurs
- 2. When the device transits to the sleep mode during the operation of the interval timer function in subclock mode or sub-CR clock mode
- 3. When the device transits to the stop mode during the operation of the interval timer function in subclock mode or sub-CR clock mode
- 4. When a request for clearing the counter is issued

The same operation is performed when changing to the watch mode as for when changing to the sleep mode.




Figure 9.4-1 Watch Prescaler Operation Example

#### ■ Setting Procedure Example

Below is an example of procedure for setting the watch prescaler.

- Initial settings
  - 1. Set the interrupt level. (ILR\*)
  - 2. Set the interval time. (WPCR:WTC[2:0])
  - 3. Enable interrupts and clear the interrupt request flag. (WPCR:WTIE = 1, WPCR:WTIF = 0)
  - 4. Clear the counter. (WPCR:WCLR = 1)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.
- Processing interrupts
  - 1. Clear the interrupt request flag. (WPCR:WTIF = 0)
  - 2. Clear the counter. (WPCR:WCLR = 1)

## 9.5 Register

#### This section describes the register of the watch prescaler.

#### Table 9.5-1 List of Watch Prescaler Register

Register abbreviation	Register name	Reference
WPCR	Watch prescaler control register	9.5.1

## 9.5.1 Watch Prescaler Control Register (WPCR)

The watch prescaler control register (WPCR) is a register used to select the interval time, clear the counter, control interrupts and check the status of the watch prescaler.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	WTIF	WTIE	_		WTC2	WTC1	WTC0	WCLR
Attribute	R/W	R/W	_		R/W	R/W	R/W	W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] WTIF: Watch prescaler interrupt request flag bit

This bit is set to "1" when the interval time selected by the watch prescaler has elapsed.

When this bit and the watch prescaler interrupt request enable bit (WTIE) are set to "1", a watch prescaler interrupt request is output.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit7	Details	
Reading "0"	Reading "0" Indicates that the interval time has not elapsed.	
Reading "1"	Indicates that the interval time has elapsed.	
Writing "0" Clears this bit.		
Writing "1"	Has no effect on operation.	

[bit6] WTIE: Watch prescaler interrupt request enable bit

This bit enables or disables output of interrupt requests to interrupt controller.

When this bit and the watch prescaler interrupt request flag bit (WTIF) are set to "1", a watch prescaler interrupt request is output.

bit6	Details
Writing "0"	Disables the watch prescaler interrupt request.
Writing "1"	Enables the watch prescaler interrupt request.

[bit5:4] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit3:1] WTC[2:0]: Watch prescaler interrupt interval time select bits These bits select the interval time.

	Details				
bit3:1	Interval time (Subclock, F <sub>CL</sub> = 32.768 kHz)	Interval time (Sub-CR clock, F <sub>CRL</sub> = 100 kHz)			
Writing "100"	$2^{10} \times 2/F_{CL}$ (62.5 ms)	$2^{10} \times 2/F_{CRL}$ (20.48 ms)			
Writing ''000''	$2^{11} \times 2/F_{CL} (125 \text{ ms})$	$2^{11} \times 2/F_{CRL}$ (40.96 ms)			
Writing ''001''	$2^{12} \times 2/F_{CL}$ (250 ms)	$2^{12} \times 2/F_{CRL}$ (81.92 ms)			
Writing ''010''	$2^{13} \times 2/F_{CL}$ (500 ms)	$2^{13} \times 2/F_{CRL}$ (163.84 ms)			
Writing ''011''	$2^{14} \times 2/F_{CL} (1 s)$	$2^{14} \times 2/F_{CRL}$ (327.68 ms)			
Writing "101"	$2^{15} \times 2/F_{CL} (2 s)$	$2^{15} \times 2/F_{CRL}$ (655.36 ms)			
Writing "110"	$2^{16} \times 2/F_{CL}$ (4 s)	$2^{16} \times 2/F_{CRL} (1.311 \text{ s})$			
Writing "111"	$2^{17} \times 2/F_{CL}$ (8 s)	$2^{17} \times 2/F_{CRL}$ (2.621 s)			

#### [bit0] WCLR: Watch prescaler clear bit

This bit clears all bits in the counter of the watch prescaler to "1".

bit0	Details
Read access         The read value is always "0".	
Writing "0" Has no effect on operation.	
Writing "1"         Clears all bits in the counter of the watch prescaler to "1".	

Note: When the output of the watch prescaler is selected as the count clock of the software watchdog timer, clearing the watch prescaler with this bit also clears the software watchdog timer.

## 9.6 Notes on Using Watch Prescaler

#### This section provides notes on using the watch prescaler.

#### ■ Notes on Using Watch Prescaler

• When setting interrupt processing in a program

The watch prescaler cannot be waken up from interrupt processing if the watch prescaler interrupt request flag bit (WPCR:WTIF) is set to "1" and the interrupt request is enabled (WPCR:WTIE = 1). Always clear the WTIF bit in the interrupt routine.

• Clearing the watch prescaler

When the watch prescaler is selected as the count clock of the software watchdog timer (WDTC:CS[1:0], CSP = 0b100 or 0b110), clearing the watch prescaler also clears the software watchdog timer.

#### • Watch prescaler interrupts

In stop mode in which the main clock, the main CR clock, or the main CR PLL clock is used, the watch prescaler performs counting, and can generate the watch prescaler interrupt.

• Peripheral functions receiving clock from the watch prescaler

If the counter of the watch prescaler is cleared when the output of the watch prescaler is used in other peripheral functions, the operations of such peripheral functions may be affected such as the changing of their operating cycles.

After the counter of the watch prescaler is cleared, the clock for the software watchdog timer output from the watch prescaler returns to the initial state. However, since the software watchdog timer counter is also cleared at the same time as the clock for the software watchdog timer returns to the initial state, the software watchdog timer operates in its normal cycle.

# CHAPTER 10 WILD REGISTER FUNCTION

This chapter describes the functions and operations of the wild register function.

- 10.1 Overview
- 10.2 Configuration
- 10.3 Operations
- 10.4 Registers
- 10.5 Typical Hardware Connection Example

## 10.1 Overview

The wild register function can be used to patch bugs in a program with addresses and amendment data, both of which are to be set in built-in registers. This section describes the wild register function.

#### ■ Wild Register Function

The wild register consists of three wild register data setting registers, three wild register address setting registers, a 1-byte address compare enable register and a 1-byte wild register data test setting register. If addresses and data that are to be modified are set to these registers, ROM data can be replaced with modification data set in the registers. Data of up to three different addresses can be modified.


The wild register function can be used to debug a program after creating the mask and to patch bugs in the program.

# 10.2 Configuration

The block diagram of the wild register is shown below. The wild register consists of the following blocks:

- Memory area block
   Wild register data setting register (WRDR0 to WRDR2)
   Wild register address setting register (WRAR0 to WRAR2)
   Wild register address compare enable register (WREN)
   Wild register data test setting register (WROR)
- Control circuit block

## Block Diagram of Wild Register Function



### Figure 10.2-1 Block Diagram of Wild Register Function

#### • Memory area block

The memory area block consists of the wild register data setting registers (WRDR), wild register address setting registers (WRAR), wild register address compare enable register (WREN) and wild register data test setting register (WROR). The wild register function is used to specify the addresses and data that need to be replaced. The wild register address compare enable register (WREN) enables the wild register function for each wild register data setting register (WRDR). In addition, the wild register data test setting register (WROR) enables the normal read function for each wild register data setting register (WRDR).

#### • Control circuit block

This circuit compares the actual address data with addresses set in the wild register address setting registers (WRAR). If they match, the circuit outputs the data from the wild register data setting register (WRDR) to the data bus. The operation of the control circuit block is controlled by the wild register address compare enable register (WREN).

# 10.3 **Operations**

## This section describes the procedure for setting the wild register function.

### Procedure for Setting Wild Register Function

Prepare a program that can read the value to be set in the wild register from external memory (e.g.  $E^2$ PROM or FRAM) in the user program before using the wild register function. The

setting method for the wild register is shown below.

This section does not include information on the method of communications between the external memory and the device.

- Write the address of the built-in ROM code that will be modified to the wild register address setting register (WRAR0 to WRAR2).
- Write a new code to the wild register data setting register (WRDR0 to WRDR2) corresponding to the wild register address setting register to which the address has been written.
- Write "1" to the EN bit in the wild register address compare enable register (WREN) corresponding to the wild register number to enable the wild register function represented by that wild register number.

Table 10.3-1 shows the procedure for setting the registers of the wild register function.

 Table 10.3-1
 Procedure for Setting Registers of Wild Register Function

Step	Operation	Operation example
1	Read replacement data from a peripheral function outside through a certain communication method.	Suppose the built-in ROM code to be modified is at the address 0xF011 and the data to be modified is "0xB5", and there are three built-in ROM codes to be modified.
2	Write the replacement address to a wild register address setting register (WRAR0 to WRAR2).	Set wild register address setting registers (WRAR0 = 0xF011, WRAR1 =, WRAR2 =).
3	Write a new ROM code (replacement for the built-in ROM code) to a wild register data setting register (WRDR0 to WRDR2).	Set the wild register data setting registers (WRDR0 = 0xB5, WRDR1 =, WRDR2 =).
4	Enable the EN bit in the wild register address compare enable register (WREN) corresponding to the wild register number of the wild register function used.	Setting bit 0 of the address compare enable register (WREN) to "1" enables the wild register function of the wild register number 0. If the address matches the value set in the wild register address setting register (WRAR), the value of the wild register data setting register (WRDR) will be replaced with the built-in ROM code. When replacing more than one built-in ROM code, enable the related EN bits in the wild register address compare enable register (WREN) corresponding to respective built-in ROM codes.

## ■ Wild Register Function Applicable Addresses

The wild register function can be applied to all address space except the address "0x0078".

Since the address "0x0078" is used as a mirror address for the register bank pointer and the direct bank pointer, this address cannot be patched.

# 10.4 Registers

## This section describes the registers of the wild register function.

Register abbreviation	Register name	Reference
WRDR0	Wild register data setting register 0	10.4.1
WRDR1	Wild register data setting register 1	10.4.1
WRDR2	Wild register data setting register 2	10.4.1
WRAR0	Wild register address setting register 0	10.4.2
WRAR1	Wild register address setting register 1	10.4.2
WRAR2	Wild register address setting register 2	10.4.2
WREN	Wild register address compare enable register	10.4.3
WROR	Wild register data test setting register	10.4.4

#### Table 10.4-1 List of Hardware/software Watchdog Timer Registers

### ■ Wild Register Number

A wild register number is assigned to each wild register address setting register (WRAR) and each wild register data setting register (WRDR).

# Table 10.4-2 Wild Register Numbers Corresponding to Wild Register Address Setting Registers and Wild Register Data Setting Registers

Wild register number	Wild register address setting register (WRAR)	Wild register data setting register (WRDR)
0	WRAR0	WRDR0
1	WRAR1	WRDR1
2 WRAR2		WRDR2

# 10.4.1 Wild Register Data Setting Registers (WRDR0 to WRDR2)

The wild register data setting registers (WRDR0 to WRDR2) use the wild register function to specify the data to be amended.

## Register Configuration

WRDR0								
bit	7	6	5	4	3	2	1	0
Field	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
-								
WRDR1								
bit	7	6	5	4	3	2	1	0
Field	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
-								
WRDR2								
bit	7	6	5	4	3	2	1	0
Field	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7:0] RD[7:0]: Wild register data setting bits

These bits specify the data to be amended by the wild register function.

These bits are used to set the amendment data at the address assigned by the wild register address setting register (WRAR). Data is valid at an address corresponding to one of the wild register numbers.

The read access to one of these bits is enabled only when the data test setting bit in the wild register data test setting register (WROR) corresponding to the bit to be read is set to "1".

# 10.4.2 Wild Register Address Setting Registers (WRAR0 to WRAR2)

The wild register address setting registers (WRAR0 to WRAR2) set the address to be amended by the wild register function.

Regist     WRAR0	ter Confi	guration						
bit	15	14	13	12	11	10	9	8
Field	RA15	RA14	RA13	RA12	RA11	RA10	RA9	RA8
Attribute	R/W	R/W						
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
Attribute	R/W	R/W						
Initial value	0	0	0	0	0	0	0	0
WRAR1								
bit	15	14	13	12	11	10	9	8
Field	RA15	RA14	RA13	RA12	RA11	RA10	RA9	RA8
Attribute	R/W	R/W						
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
Attribute	R/W	R/W						
Initial value	0	0	0	0	0	0	0	0
WRAR2								
bit	15	14	13	12	11	10	9	8
Field	RA15	RA14	RA13	RA12	RA11	RA10	RA9	RA8
Attribute	R/W	R/W						
Initial value	0	0	0	0	0	0	0	0
bit	7	6	5	4	3	2	1	0
Field	RA7	RA6	BA5	4 RA4	RA3	RA2	RA1	RA0
Attribute	RA7 R/W	RA6 R/W	RA5 R/W	RA4 R/W	RA3 R/W	RA2 R/W	RAT R/W	R/W
Initial value	0	0	0 0	н/vv 0	0 0	0	0 0	0 0
	0	U	0	U	U	U	U	U

## Register Functions

[bit15:0] RA[15:0]: Wild register address setting bits

These bits set the address to be amended by the wild register function.

The address to be assigned to amendment data is set to these bits. The address is to be specified according to the wild register number corresponding to a wild register address setting register.

# 10.4.3 Wild Register Address Compare Enable Register (WREN)

The wild register address compare enable register (WREN) enables or disables the operations of wild register functions using their respective wild register numbers.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field			Reserved	Reserved	Reserved	EN2	EN1	EN0
Attribute	_	_	W	W	W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5:3] Reserved bits Always set these bits to "0".

[bit2:0] EN[2:0]: Wild register address compare enable bits

These bits enable or disable the operation of the wild register.

- EN0 corresponds to wild register number 0.
- EN1 corresponds to wild register number 1.
- EN2 corresponds to wild register number 2.

bit2/bit1/bit0	Details		
Writing "0" Disables the operation of the wild register function.			
Writing "1" Enables the operation of the wild register function.			

# **10.4.4** Wild Register Data Test Setting Register (WROR)

The wild register data test setting register (WROR) enables or disables data reading from the corresponding wild register data setting register (WRDR0 to WRDR2).

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	Reserved	Reserved	Reserved	DRR2	DRR1	DRR0
Attribute	_	_	W	W	W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5:3] Reserved bits Always set these bits to "0".

#### [bit2:0] DRR[2:0]: Wild register data test setting bits

These bits enable or disable the normal reading from the corresponding data setting register of the wild register.


- DRR0 corresponds to wild register number 0.
- DRR1 corresponds to wild register number 1.
- DRR2 corresponds to wild register number 2.

bit2/bit1/bit0	Details		
Writing "0" Disables reading from the wild register data setting register.			
Writing "1"	Enables reading from the wild register data setting register.		

# **10.5** Typical Hardware Connection Example

Below is an example of typical hardware connection for the application of the wild register function.

## ■ Hardware Connection Example



#### Figure 10.5-1 Typical Hardware Connection Example

# CHAPTER 11 8/16-BIT COMPOSITE TIMER

This chapter describes the functions and operations of the 8/16-bit composite timer.

- 11.1 Overview
- 11.2 Configuration
- 11.3 Channel
- 11.4 Pins
- 11.5 Interrupts
- 11.6 Operation of Interval Timer Function (One-shot Mode)
- 11.7 Operation of Interval Timer Function (Continuous Mode)
- 11.8 Operation of Interval Timer Function (Free-run Mode)
- 11.9 Operation of PWM Timer Function (Fixed-cycle mode)
- 11.10 Operation of PWM Timer Function (Variable-cycle Mode)
- 11.11 Operation of PWC Timer Function
- 11.12 Operation of Input Capture Function
- 11.13 Operation of Noise Filter
- 11.14 Registers
- 11.15 Notes on Using 8/16-bit Composite Timer

# 11.1 Overview

The 8/16-bit composite timer consists of two 8-bit counters. It can be used as two 8-bit timers, or as a 16-bit timer if the two counters are connected in cascade.

The 8/16-bit composite timer has the following functions:

- Interval timer function
- PWM timer function
- PWC timer function (pulse width measurement)
- Input capture function

## ■ Interval Timer Function (One-shot Mode)

When the interval timer function (one-shot mode) is selected, the counter starts counting from "0x00" as the timer is started. When the counter value matches the value of the 8/16-bit composite timer data register, the timer output is inverted, an interrupt request occurs, and the counter stops counting.

## Interval Timer Function (Continuous Mode)

When the interval timer function (continuous mode) is selected, the counter starts counting from "0x00" as the timer is started. When the counter value matches the value of the 8/16-bit composite timer data register, the timer output is inverted, an interrupt request occurs, and the counter counts from "0x00" again. The timer outputs square wave as a result of this repeated operation.

### ■ Interval Timer Function (Free-run Mode)

When the interval timer function (free-run mode) is selected, the counter starts counting from "0x00". When the counter value matches the value of the 8/16-bit composite timer data register, the timer output is inverted and an interrupt request occurs. Under these conditions, if the counter continues to count and reaches "0xFF", it restarts counting from "0x00". The timer outputs square wave as a result of this repeated operation.

## PWM Timer Function (Fixed-cycle Mode)

When the PWM timer function (fixed-cycle mode) is selected, a PWM signal with a variable "H" pulse width is generated in fixed cycles. The cycle is fixed at "0xFF" in 8-bit operation or at "0xFFFF" in 16-bit operation. The time is determined by the count clock selected. The "H" pulse width is specified by setting a specific register.

## ■ PWM Timer Function (Variable-cycle Mode)

When the PWM timer function (variable-cycle mode) is selected, two 8-bit counters are used to generate an 8-bit PWM signal of variable cycle and duty depending on the cycle and "L" pulse width specified by registers.

In this operating mode, since the two 8-bit counters have to be used separately, the composite timer cannot operate as a 16-bit counter.

## ■ PWC Timer Function

When the PWC timer function is selected, the width and cycle of an external input pulse can be measured.

In this operating mode, the counter starts counting from "0x00" immediately after a count start edge of an external input signal is detected. Afterward, when a count end edge is detected, the counter transfers its value to a register to generate an interrupt.

### ■ Input Capture Function

When the input capture function is selected, the counter value is stored in a register immediately after the detection of an edge of an external input signal.

This function is available in either free-run mode or clear mode for count operation.

In clear mode, the counter starts counting from "0x00", and transfers its value to a register to generate an interrupt after an edge is detected. Afterward, the counter restarts counting from "0x00".

In free-run mode, the counter transfers its value to a register to generate an interrupt immediately after the detection of an edge. Afterward, unlike in clear mode, the counter continues to count without being cleared to "0x00".

# 11.2 Configuration


The 8/16-bit composite timer consists of the following blocks:

- 8-bit counter
- 8-bit comparator (including a temporary latch)
- 8/16-bit composite timer data register (Tn0DR/Tn1DR)
- 8/16-bit composite timer status control register 0 (Tn0CR0/Tn1CR0)
- 8/16-bit composite timer status control register 1 (Tn0CR1/Tn1CR1)
- 8/16-bit composite timer timer mode control register (TMCRn)
- Output controller
- Control logic
- Count clock selector
- Edge detector
- Noise filter

The number of pins and that of channels of the 8/16-bit composite timer vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

## Block Diagram of 8/16-bit Composite Timer



#### Figure 11.2-1 Block Diagram of 8/16-bit Composite Timer

#### 8-bit counter

This counter serves as the basis for various timer operations. It can be used either as two 8-bit counters or as a 16-bit counter.

#### 8-bit comparator

The comparator compares the value in the 8/16-bit composite timer data register and that in the counter. It incorporates a latch that temporarily stores the 8/16-bit composite timer data register value.

# CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.2 Configuration

# **MB95630H Series**

• 8/16-bit composite timer data register (Tn0DR/Tn1DR)

These registers are used to write the maximum value counted during interval timer operation or PWM timer operation and to read the count value during PWC timer operation or input capture operation.

• 8/16-bit composite timer status control register 0 (Tn0CR0/Tn1CR0)

These registers are used to select the timer operating mode and the count clock, and to enable or disable IF flag interrupts.

• 8/16-bit composite timer status control register 1 (Tn0CR1/Tn1CR1)

These registers are used to control interrupt flags, timer output, and timer operation.

• 8/16-bit composite timer timer mode control register (TMCRn)

This register is used to select the noise filter function, 8-bit or16-bit operating mode, and signal input to timer n0/n1 and to indicate the timer output value.

Output controller

The output controller controls timer output. The timer output is supplied to the external pin when the pin output has been enabled.

Control logic

The control logic controls timer operation.

Count clock selector

The selector selects the counter operating clock signal from different prescaler output signals (divided machine clock signal and time-base timer output signal).

Edge detector

The edge detector selects the edge of an external input signal to be used as an event for PWC timer operation or input capture operation.

Noise filter

This filter serves as a noise filter for external input signals. The filter function can be selected from "H" pulse noise elimination, "L" pulse noise elimination, and "H"/"L"-pulse noise elimination.

TII0 internal pin (internally connected to the LIN-UART, only available on timer 00)

The TII0 pin serves as the signal input pin for timer 00. Nonetheless, it is connected to the LIN-UART inside the chip. For information about how to use the pin, see "CHAPTER 14 LIN-UART". In addition, the TII0 pin for any timer other than timer 00 is internally fixed at "0".

#### Input Clock

The 8/16-bit composite timer uses the output clock from the prescaler as its input clock (count clock).

# 11.3 Channel

## This section describes the channels of the 8/16-bit composite timer.

## ■ Channel of 8/16-bit Composite Timer

On a channel, there are two 8-bit counters. They can be used as two 8-bit timers or one 16-bit timer. The following table lists the external pins on a channel.

#### Table 11.3-1 External Pins of 8/16-bit Composite Timer

Pin name	Pin function
TOn0	Timer n0 output
TOn1	Timer n1 output
ECn	Timer n0 input and timer n1 input

# 11.4 Pins

#### This section describes the pins of the 8/16-bit composite timer.

#### ■ Pins of 8/16-bit Composite Timer

The external pins of the 8/16-bit composite timer are TOn0, TOn1 and ECn. TII0 is for internal chip connection.

#### TOn0 pin

#### TOn0:

This pin serves as the timer output pin for timer n0 in 8-bit operation or for timers n0 and n1 in 16-bit operation. When the output is enabled (Tn0CR1:OE = 1) in the interval timer function, PWM timer function, or PWC timer function, this pin becomes an output pin automatically regardless of the port direction register (DDR) and functions as the timer output TOn0 pin.

The output becomes undetermined if output is enabled with the input capture function in use.

#### TOn1 pin

#### TOn1:

This pin serves as the timer output pin for timer n1 in 8-bit operation. When the output is enabled (Tn1CR1:OE = 1) in interval timer function, PWM timer function (fixed-cycle mode), or PWC timer function, the pin becomes an output pin automatically regardless of the port direction register (DDR) and functions as the timer output TOn1 pin.

In 16-bit operation, if output is enabled with the PWM timer function (variable-cycle mode) or input capture function in use, the output becomes undetermined.

#### ECn pin

The ECn pin is connected to the ECn0 and ECn1 internal pins.

#### ECn0 internal pin:

This pin serves as the external count clock input pin for timer n0 when the interval timer function or PWM timer function is selected, or as the signal input pin for timer n0 when the PWC timer function or input capture function is selected. The pin cannot be set to serve as the external count clock input pin when the PWC timer function or input capture function is selected.

To use the input function mentioned above, set the bit in the port direction register corresponding to ECn pin to "0" to make the pin as an input port.

#### ECn1 internal pin:

This pin serves as the external count clock input pin for timer n1 when the interval timer function or PWM timer function is selected, or as the signal input pin for timer n1 when the PWC timer function or input capture function is selected. The pin cannot be set to serve as the external count clock input pin when the PWC timer function or input capture function is selected.

In 16-bit operation, the input function of this pin is not used. If the PWM timer function (variable-cycle mode) is selected, the input function of this pin can also be used.

To use the input function mentioned above, set the bit in the port direction register corresponding to ECn pin to "0" to make the pin as an input port.

# 11.5 Interrupts

The 8/16-bit composite timer generates the following types of interrupts. An interrupt number and an interrupt vector are assigned to each type of interrupts.

- Timer n0 interrupt
- Timer n1 interrupt

## ■ Timer n0 Interrupt

Table 11.5-1 shows the timer n0 interrupt and its sources.

#### Table 11.5-1 Timer n0 Interrupt

Item	Description				
Interrupt generating source	Comparison match in the interval timer operation or the PWM timer operation (variable-cycle mode)	Overflow in the PWC timer operation or the input capture operation	Completion of measurement in the PWC timer operation or edge detection in the input capture operation		
Interrupt flag	Tn0CR1:IF	Tn0CR1:IF	Tn0CR1:IR		
Interrupt enable	Tn0CR1:IE and Tn0CR0:IFE	Tn0CR1:IE and Tn0CR0:IFE	Tn0CR1:IE		

## ■ Timer n1 Interrupt

Table 11.5-2 shows the timer n1 interrupt and its sources.

#### Table 11.5-2 Timer n1 Interrupt

Item		Description			
Interrupt generating source	Comparison match in the interval timer operation or the PWM timer operation (variable-cycle mode), except in 16-bit operation	Overflow in the PWC timer operation or the input capture operation, except in 16-bit operation	Completion of measurement in the PWC timer operation or edge detection in the input capture operation, except in 16-bit operation		
Interrupt flag	Tn1CR1:IF	Tn1CR1:IF	Tn1CR1:IR		
Interrupt enable	Tn1CR1:IE and Tn1CR0:IFE	Tn1CR1:IE and Tn1CR0:IFE	Tn1CR1:IE		

# 11.6 Operation of Interval Timer Function (One-shot Mode)

This section describes the operation of the interval timer function (one-shot mode) of the 8/16-bit composite timer.

## ■ Operation of Interval Timer Function (One-shot Mode)

The register settings shown in Figure 11.6-1 are required to use the interval timer function (one-shot mode).

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Tn0CR0/Tn1CR0	IFE	C2	C1	C0	F3	F2	F1	F0	
	О	О	О	О	0	0	0	0	-
Tn0CR1/Tn1CR1	STA	НО	IE	IR	BF	IF	SO	OE	
	1	О	О	×	×	О	О	О	
TMCRn	TO1	TO0	TIS	MOD	FE11	FE10	FE01	FE00	
	О	О	×	О	О	О	О	О	
Tn0DR/Tn1DR		Sets interval time (counter compare value)							
	O: Used b	D: Used bit							
	×: Unused bit								
	1: Set to "	1"							
	0: Set to "	O"							

Figure 11.6-1 Settings of Interval Timer Function (One-shot Mode)


As for the interval timer function (one-shot mode), enabling timer operation (Tn0CR1/Tn1CR1:STA = 1) causes the counter to start counting from "0x00" at the rising edge of a selected count clock signal. When the counter value matches the value of the 8/16-bit composite timer data register (Tn0DR/Tn1DR), the timer output (TMCRn:TO0/TO1) is inverted, the interrupt flag (Tn0CR1/Tn1CR1:IF) is set to "1", the timer operation enable bit (Tn0CR1/Tn1CR1:STA) is set to "0", and the counter stops counting.

The value of the 8/16-bit composite timer data register (Tn0DR/Tn1DR) is transferred to the temporary storage latch (comparison data storage latch) in the comparator when the counter starts counting. Do not write "0x00" to the 8/16-bit composite timer data register.

Figure 11.6-2 shows the operation of the interval timer function in 8-bit operation.

#### CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.6 Operation of Interval Timer Function (One-shot Mode)

Figure 11.6-2 Operation of Interval Timer Function in 8-bit Operation (One-shot Mode)




# 11.7 Operation of Interval Timer Function (Continuous Mode)

This section describes the interval timer function (continuous mode operation) of the 8/16-bit composite timer.

## Operation of Interval Timer Function (Continuous Mode)

The register settings shown in Figure 11.7-1 are required to use interval timer function (continuous mode).




#### Figure 11.7-1 Settings for Interval Timer Function (Continuous Mode)

As for the interval timer function (continuous mode), enabling timer operation (Tn0CR1/Tn1CR1:STA = 1) causes the counter to start counting from "0x00" at the rising edge of a selected count clock signal. When the counter value matches the value in the 8/16-bit composite timer data register (Tn0DR/Tn1DR), the timer output bit (TMCRn:TO0/TO1) is inverted, the interrupt flag (Tn0CR1/Tn1CR1:IF) is set to "1", and the counter returns to "0x00" and restarts counting. The timer outputs square wave as a result of this continuous operation.

The value of the 8/16-bit composite timer data register (Tn0DR/Tn1DR) is transferred to the temporary storage latch (comparison data storage latch) in the comparator either when the counter starts counting or when a counter value comparison match is detected. Do not write "0x00" to the 8/16-bit composite timer data register while the counter is counting.

When the timer stops operating, the timer output bit (TMCRn:TO0/TO1) holds the last value.

#### CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.7 Operation of Interval Timer Function (Continuous Mode)



# 11.8 Operation of Interval Timer Function (Free-run Mode)

This section describes the operation of the interval timer function (free-run mode) of the 8/16-bit composite timer.

## ■ Operation of Interval Timer Function (Free-run Mode)

The settings shown in Figure 11.8-1 are required to use the interval timer function (free-run mode).




Figure 11.8-1 Settings for Interval Timer Function (Free-run Mode)


As for the interval timer function (free-run mode), enabling timer operation (Tn0CR1/ Tn1CR1:STA = 1) causes the counter to start counting from "0x00" at the rising edge of a selected count clock signal. When the counter value matches the value in the 8/16-bit composite timer data register (Tn0DR/Tn1DR), the timer output bit (TMCRn:TO0/TO1) is inverted and the interrupt flag (Tn0CR1/Tn1CR1:IF) is set to "1". If the counter continues to count with the above settings and then reaches "0xFF", it returns to "0x00" and restarts counting. The timer outputs square wave as a result of this continuous operation.

The value of the 8/16-bit composite timer data register (Tn0DR/Tn1DR) is transferred to the temporary storage latch (comparison data storage latch) in the comparator either when the counter starts counting or when a counter value comparison match is detected. Do not write "0x00" to the 8/16-bit composite timer data register.

When the timer stops operation, the timer output bit (TMCRn:TO0/TO1) holds the last value.

CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.8 Operation of Interval Timer Function (Free-run Mode)





# 11.9 Operation of PWM Timer Function (Fixed-cycle mode)

This section describes the operation of the PWM timer function (fixed-cycle mode) of the 8/16-bit composite timer.

## ■ Operation of PWM Timer Function (Fixed-cycle Mode)

The settings shown in Figure 11.9-1 are required to use the PWM timer function (fixed-cycle mode).




Figure 11.9-1 Settings for PWM Timer Function (Fixed-cycle Mode)

As for the PWM timer function (fixed-cycle mode), PWM signal that has a fixed cycle and variable "H" pulse width is output from the timer output pin (TOn0/TOn1). The cycle is fixed at "0xFF" in 8-bit operation or "0xFFFF" in 16-bit operation. The time is determined by the count clock selected. The "H" pulse width is specified by the value in the 8/16-bit composite timer data register (Tn0DR/Tn1DR).

This function has no effect on the interrupt flag (Tn0CR1/Tn1CR1:IF). Since each cycle always starts with "H" pulse output, the timer output initial value setting bit (Tn0CR1/Tn1CR1:SO) has no effect on operation.

The value of the 8/16-bit composite timer data register (Tn0DR/Tn1DR) is transferred to the temporary storage latch (comparison data storage latch) in the comparator either when the counter starts counting or when a counter value comparison match is detected.

When the timer stops operation, the timer output bit (TMCRn:TO0/TO1) holds the last value.

In the output waveform immediately after activation of the timer (write "1" to the STA bit), the "H" pulse is one count clock shorter than the value set in the Tn0DR/Tn1DR register.

#### Figure 11.9-2 Operation Diagram of PWM Timer Function (Fixed-cycle Mode)

register value: "0x00	0" (duty ratio = 0%)		
Counter value	0x00		→0xFF 0x00
PWM waveform	"H" ¦		
register value: "0x80	0" (duty ratio = 50%)		
Counter value	0x00	→ 0x80	→ 0xFF 0x00
PWM waveform	"H"		
register value: "0xFf	F" (duty ratio = 99.6%)		
Counter value	0x00		→ 0xFF 0x00>
PWM waveform	"H"   "L"		One count width
	Counter value PWM waveform register value: "0x8 Counter value PWM waveform register value: "0xF Counter value	Counter value 0x00 PWM waveform "H" ' "L" ' register value: "0x80" (duty ratio = 50%) Counter value 0x00 ' PWM waveform "H" ' register value: "0xFF" (duty ratio = 99.6%) Counter value 0x00 '' PWM waveform "H" '	Counter value $0x00$ PWM waveform "H" "L" register value: "0x80" (duty ratio = 50%) Counter value $0x00 \rightarrow 0x80$ PWM waveform "H" "L" register value: "0xFF" (duty ratio = 99.6%) Counter value $0x00$ PWM waveform "H"

# 11.10 Operation of PWM Timer Function (Variable-cycle Mode)

This section describes the operation of the PWM timer function (variable-cycle mode) of the 8/16-bit composite timer.

## ■ Operation of PWM Timer Function (Variable-cycle Mode)

The settings shown in Figure 11.10-1 are required to use the PWM timer function (variable-cycle mode).

		0			· ·			
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Tn0CR0/Tn1CR0	IFE	C2	C1	C0	F3	F2	F1	F0
-	О	О	О	О	0	1	0	0
Tn0CR1/Tn1CR1	STA	HO	IE	IR	BF	IF	SO	OE
-	1	О	О	×	×	О	×	×
TMCRn	TO1	TO0	TIS	MOD	FE11	FE10	FE01	FE00
-	О	О	×	×	О	О	О	О
Tn0DR		Sets "L" pulse width (compare value)						
Tn1DR		Sets the cycle of PWM waveform (compare value)						
O: Bit to be used x: Unused bit 1: Set to "1" 0: Set to "0"								

#### Figure 11.10-1 Settings for PWM Timer Function (Variable-cycle Mode)

As for the PWM timer function (variable-cycle mode), both timers n0 and n1 are used. PWM signal of any cycle and of any duty is output from the timer output pin (TOn0). The cycle is specified by the 8/16-bit composite timer n1 data register (Tn1DR), and the "L" pulse width is specified by the 8/16-bit composite timer n0 data register (Tn0DR).

Since both the 8-bit counters are used for this function, the composite timer cannot form a 16-bit counter.

Enabling timer operation (Tn0CR1/Tn1CR1:STA = 1) sets the mode bit (TMCRn:MOD) to "0". As the first cycle always begins with "L" pulse output, the timer initial value setting bit (Tn0CR1/Tn1CR1:SO) has no effect on operation.

An interrupt flag (Tn0CR1/Tn1CR1:IF) is set when the 8-bit counter corresponding to that interrupt flag matches the value in its corresponding 8/16-bit composite timer data register (Tn0DR/Tn1DR).

The 8/16-bit composite timer data register value is transferred to the temporary storage latch (comparison data storage latch) in the comparator either when the counter starts counting or when a comparison match with each counter value is detected.

"H" is not output when the "L" pulse width setting value is greater than the cycle setting value.


The count clock must be selected for both timers n0 and n1. Selecting different count clocks for the two timers is prohibited.

When the timer stops operating, the timer output bit (TMCRn:TO0) holds the last output value.

If the 8/16-bit composite timer data register is modified during operation, the data written will become valid from the cycle immediately after the detection of a synchronous match.

#### CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.10 Operation of PWM Timer Function (Variable-cycle Mode)

#### Figure 11.10-2 Operation Diagram of PWM Timer Function (Variable-cycle Mode)



# **11.11 Operation of PWC Timer Function**

This section describes the operation of the PWC timer function of the 8/16-bit composite timer.

## Operation of PWC Timer Function

The settings shown in Figure 11.11-1 are required to use the PWC timer function.

	Figure	11.11-1	Settings	for PWC	Timer F	unction		
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Tn0CR0/Tn1CR0	IFE	C2	C1	C0	F3	F2	F1	F0
	О	О	О	О	О	О	О	О
Tn0CR1/Tn1CR1	STA	HO	IE	IR	BF	IF	SO	OE
	1	О	О	О	О	О	О	×
TMCRn	TO1	TO0	TIS	MOD	FE11	FE10	FE01	FE00
	О	О	О	О	О	О	О	О
Tn0DR/Tn1DR		Holds pulse width measurement value						
	O: Bit to b	D: Bit to be used						
	×: Unused	<: Unused bit						
	1: Set to "	1"						

Figure 11.11-1	Settings fo	or PWC Time	r Function
i igaio i i i i i	oounigoit		

When the PWC timer function is selected, the width and cycle of an external input pulse can be measured. The edges at which counting starts and ends are selected by the timer operating mode select bits (Tn0CR0/Tn1CR0:F[3:0]).

In the operation of this function, the counter starts counting from "0x00" immediately after a specified count start edge of an external input signal is detected. Upon the detection of a specified count end edge, the count value is transferred to the 8/16-bit composite timer data register (Tn0DR/Tn1DR), and the interrupt flag (Tn0CR1/Tn1CR1:IR) and the buffer full flag (Tn0CR1/Tn1CR1:BF) are set to "1". The buffer full flag is set to "0" when the 8/16-bit composite timer data register (Tn0DR/Tn1DR), is read.


If the buffer full flag is set to "1", the 8/16-bit composite timer data register holds data. Even if the next edge is detected during that time, the next measurement result is lost since the count value has not been transferred to the 8/16-bit composite timer data register.

There is an exception. With the F3 bit to F0 bit in the Tn0CR0/Tn1CR0 register having been set to " $1001_B$ ", even though the BF bit is set to "1", the "H" pulse measurement result is transferred to the 8/16-bit composite timer data register, while the cycle measurement result is not transferred to the 8/16-bit composite timer data register. Therefore, in order to perform cycle measurement, the "H" pulse measurement result must be read before a cycle is completed. In addition, the result of "H" pulse measurement and that of cycle measurement are lost if they are not read before the completion of the next "H" pulse.

The time exceeding the range of the counter can be measured by counting the number of counter overflows using the software. When the counter overflows, the interrupt flag (Tn0CR1/Tn1CR1:IF) is set to "1". The interrupt service routine can therefore be used to count the number of overflows. In addition, the timer output is inverted due to the overflow. The timer output initial value can be set by the timer output initial value bit (Tn0CR1/Tn1CR1:SO).

When the timer stops operating, the timer output bit (TMCRn:TO1/TO0) holds the last value.

#### Figure 11.11-2 Operation Diagram of PWC Timer (Example of H-pulse Width Measurement)



# **11.12** Operation of Input Capture Function

This section describes the operation of the input capture function of the 8/16bit composite timer.

## Operation of Input Capture Function

The settings shown in Figure 11.12-1 are required to use the input capture function.

	i igule i	1.12-1 3	ettings i	or input	Capture	i unction		
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Tn0CR0/Tn1CR0	IFE	C2	C1	C0	F3	F2	F1	F0
	О	О	О	О	О	О	О	0
Tn0CR1/Tn1CR1	STA	HO	IE	IR	BF	IF	SO	OE
	1	О	О	О	×	О	×	×
TMCRn	TO1	TO0	TIS	MOD	FE11	FE10	FE01	FE00
	×	×	О	О	О	О	О	О
Tn0DR/Tn1DR		Holds pulse width measurement value						
	O: Bit to b	: Bit to be used						
	×: Unused	d bit						
	1: Set to "	1"						

Figure 11.12-1 Settings for Input Capture Functio
---

When the input capture function is selected, the counter value is stored to the 8/16-bit composite timer data register (Tn0DR/Tn1DR) immediately after an edge of the external signal input is detected. The target edge to be detected is selected by the timer operating mode select bits (Tn0CR0/Tn1CR0:F[3:0]).

This function is available in free-run mode and clear mode, which can be selected by the timer operating mode select bits.

In clear mode, the counter starts counting from "0x00". When an edge is detected, the counter value is transferred to the 8/16-bit composite timer data register (Tn0DR/Tn1DR), the interrupt flag (Tn0CR1/Tn1CR1:IR) is set to "1", and the counter returns to "0x00" and restarts counting.


In free-run mode, when an edge is detected, the counter value is transferred to the 8/16-bit composite timer data register (Tn0DR/Tn1DR) and the interrupt flag (Tn0CR1/Tn1CR1:IR) is set to "1". In this case, the counter continues to count without being cleared.

This function has no effect on the buffer full flag (Tn0CR1/Tn1CR1:BF).

The time exceeding the range of the counter can be measured by counting the number of counter overflows using the software. When the counter overflows, the interrupt flag (Tn0CR1/Tn1CR1:IF) is set to "1". The interrupt service routine can therefore be used to count the number of overflows. In addition, the timer output is inverted due to the overflow. The timer output initial value can be set by the timer output initial value bit (Tn0CR1/Tn1CR1:SO).

Note:

See "11.15 Notes on Using 8/16-bit Composite Timer" for notes on using the input capture function.






#### **Operation of Noise Filter** 11.13

## This section describes the operation of the noise filter of the 8/16-bit composite timer.

When the input capture function or PWC timer function is selected, a noise filter can be used to eliminate the pulse noise of the signal from the external input pin (ECn). H-pulse noise, Lpulse noise, or H/L-pulse noise elimination can be selected by the FE11, FE10, FE01 and FE00 bits in the TMCRn register. The maximum pulse width that can be eliminated is three machine clock cycles. If the noise filter function is activated, the signal input will be delayed for four machine clock cycles.



#### Figure 11.13-1 Operation of Noise Filter

158

# 11.14 Registers

## This section describes the registers of the 8/16-bit composite timer.

Register abbreviation	Register name	Reference
Tn0CR0	8/16-bit composite timer n0 status control register 0	11.14.1
Tn1CR0	8/16-bit composite timer n1 status control register 0	11.14.1
Tn0CR1	8/16-bit composite timer n0 status control register 1	11.14.2
Tn1CR1	8/16-bit composite timer n1 status control register 1	11.14.2
TMCRn	8/16-bit composite timer timer mode control register	11.14.3
Tn0DR	8/16-bit composite timer n0 data register	11.14.4
Tn1DR	8/16-bit composite timer n1 data register	11.14.4

#### Table 11.14-1List of 8/16-bit Composite Timer Registers

# 11.14.1 8/16-bit Composite Timer Status Control Register 0 (Tn0CR0/Tn1CR0)

The 8/16-bit composite timer status control register 0 (Tn0CR0/Tn1CR0) selects the timer operation mode, selects the count clock, and enables or disables IF flag interrupts. The Tn0CR0 and Tn1CR0 registers correspond to timers n0 and n1 respectively.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	IFE	C2	C1	C0	F3	F2	F1	F0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7] IFE: IF flag interrupt enable bit

This bit enables or disables IF flag interrupts.

During timer operation (Tn0CR1/Tn1CR1:STA = 1), the write access to this bit has no effect on operation. Ensure that the timer has stopped before modifying this bit.

With this bit set to "1", an IF flag interrupt request is output when both the IE bit (Tn0CR1/Tn1CR1:IE) and the IF flag (Tn0CR1/Tn1CR1:IF) are set to "1".

bit7	Details
Writing "0"	Disables the IF flag interrupt.
Writing "1"	Enables the IF flag interrupt.

#### [bit6:4] C[2:0]: Count clock select bits

These bits select the count clock.

The count clock is generated by the prescaler. See "3.9 Operation of Prescaler".

During timer operation (Tn0CR1/Tn1CR1:STA = 1), the write access to these bits has no effect on operation in timer operation.

The clock selection of Tn1CR0 (timer n1) is nullified in 16-bit operation.

These bits cannot be set to "0b111" when the PWC function or input capture function is used. An attempt to write "0b111" with the PWC function or input capture function in use resets the bits to "0b000". The bits are also reset to "0b000" if the timer enters the input capture operation mode with the bits set to "0b111".

When these bits are set to "0b110", the count clock from the time-base timer will be used as the count clock. Depending on the settings of the SYCC register, the count clock from the time-base timer can be generated from the main clock, the main CR clock, or the main CR PLL clock. In the case of using the count clock from the time-base timer as the count clock, resetting the time-base timer by writing "1" to the time-base timer clear bit in the time-base timer control register (TBTC:TCLR) will affect the count time.

bit6:4	Details (MCLK: machine clock, F <sub>CH</sub> : main clock, F <sub>CRH</sub> : main CR clock, F <sub>MCRPLL</sub> : main CR PLL clock)
Writing ''000''	1 MCLK
Writing "001"	MCLK/2
Writing "010"	MCLK/4
Writing "011"	MCLK/8
Writing "100"	MCLK/16
Writing "101"	MCLK/32
Writing "110"	$F_{CH}/2^7$ , $F_{CRH}/2^6$ or $F_{MCRPLL}/2^{6*}$
Writing "111"	External clock

\*: The value to be used as the count clock depends on the settings of the SCS[2:0] bits in the SYCC register.

# CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.14 Registers

# **MB95630H Series**

#### [bit3:0] F[3:0]: Timer operating mode select bits

These bits select the timer operating mode.

The PWM timer function (variable-cycle mode; F[3:0] = 0b0100) is set by either the Tn0CR0 (timer n0) register or Tn1CR0 (timer n1) register. If one of the timers starts operating (Tn0CR1/Tn1CR1: STA= 1), the F[3:0] bits of the other timer are automatically set to "0b0100".

With the 16-bit operation having been selected (TMCRn:MOD = 1), if the composite timer starts operating using the PWM timer function (variable-cycle mode) (Tn0CR1/Tn1CR1:STA = 1), the MOD bit is set to "0" automatically.

Write access to these bits is nullified in timer operation (Tn0CR1/Tn1CR1:STA = 1).

bit3:0	Details					
Writing "0000"	Interval timer (one-shot mode)					
Writing "0001"	Interval timer (continuous mode)					
Writing "0010"	terval timer (free-run mode)					
Writing "0011"	PWM timer (fixed-cycle mode)					
Writing "0100"	PWM timer (variable-cycle mode)					
Writing "0101"	PWC timer (H pulse = rising edge to falling edge)					
Writing "0110"	PWC timer (L pulse = falling edge to rising edge)					
Writing "0111"	PWC timer (cycle = rising edge to rising edge)					
Writing "1000"	PWC timer (cycle = falling edge to falling edge)					
Writing "1001"	PWC timer (H pulse = rising edge to falling edge; cycle = rising edge to rising edge)					
Writing "1010"	Input capture (rising edge, free-run counter)					
Writing "1011"	Input capture (falling edge, free-run counter)					
Writing "1100"	Input capture (both edges, free-run counter)					
Writing "1101"	Input capture (rising edge, counter clear)					
Writing "1110"	Input capture (falling edge, counter clear)					
Writing "1111"	Input capture (both edges, counter clear)					

## 11.14.2 8/16-bit Composite Timer Status Control Register 1 (Tn0CR1/Tn1CR1)

The 8/16-bit composite timer status control register 1 (Tn0CR1/Tn1CR1) controls the interrupt flag, timer output, and timer operations. Tn0CR1 and Tn1CR1 registers correspond to timers n0 and n1 respectively.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	STA	HO	IE	IR	BF	IF	SO	OE
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] STA: Timer operation enable bit

This bit enables or stops the timer operation.

- Writing "0": stops the timer operation and sets the count value to "0x00".
- With the PWM timer function (variable-cycle mode) in use (Tn0CR0/Tn1CR0:F[3:0] = 0b0100), the STA bit in either the Tn0CR1 (timer n0) or the Tn1CR1 (timer n1) register can be used to enable or disable the timer operation. If the STA bit in one of the registers is set to "0", the STA bit in the other one is automatically set to the same value.
- In 16-bit operation (TMCRn:MOD = 1), use the STA bit in the Tn0CR1 (timer n0) register to enable or disable timer operation. If the STA bit of one of the timers is set to "0", the STA bit in the other one is automatically set to the same value.

Writing "1": starts the timer operation from the count value "0x00".

• Before setting this bit to "1", set the count clock select bits (Tn0CR0/Tn1CR0:C[2:0]), timer operation select bits (Tn0CR0/Tn1CR0:F[3:0]), timer output initial value bit (Tn0CR1/Tn1CR1:SO), 16-bit mode enable bit (TMCRn:MOD), and filter function select bits (TMCRn:FEn1, FEn0).

bit7	Details				
Writing ''0''	Stops the timer operation.				
Writing "1"	Enables the timer operation.				

# CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.14 Registers

# **MB95630H Series**

#### [bit6] HO: Timer suspend bit

This bit suspends or resumes the timer operation.

Writing "1" to this bit during timer operation suspends the timer operation.

When the timer operation has been enabled (Tn0CR1/Tn1CR1:STA = 1), writing "0" to the bit resumes the timer operation.

With the PWM timer function (variable-cycle mode) in use (Tn0CR0/Tn1CR0:F[3:0] = 0b0100), the HO bit in either Tn0CR1 (timer n0) or Tn1CR1 (timer n1) can be used to suspend or resume timer operation. If the HO bit in one of the registers is set to "0" or "1", the HO bit in the other one is automatically set to the same value.

In 16-bit operation (TMCRn:MOD = 1), use the HO bit in the Tn0CR1 (timer n0) register to suspend or resume timer operation. If the HO bit in one of the registers is set to "0" or "1", the HO bit in the other one is automatically set to the same value.

bit6	Details				
Writing ''0''	Resumes the timer operation.				
Writing "1"	Suspends the timer operation.				

[bit5] IE: Interrupt request enable bit

This bit enables or disables the output of interrupt requests.

Writing "0" to this bit disables the interrupt request.

Writing "1" to this bit outputs an interrupt request when the pulse width measurement completion/edge detection flag (Tn0CR1/Tn1CR1:IR) or timer reload/overflow flag (Tn0CR1/Tn1CR1:IF) is "1".

However, an interrupt request from the timer reload/overflow flag (Tn0CR1/Tn1CR1:IF) is not output unless the IF flag interrupt enable bit (Tn0CR0/Tn1CR0:IFE) is also set to "1".

bit5	Details				
Writing ''0''	Disables the interrupt request.				
Writing "1"	Enables the interrupt request.				

[bit4] IR: Pulse width measurement completion/edge detection flag

This bit indicates the completion of pulse width measurement or the detection of an edge.

Writing "0" to this bit sets it to "0".

Writing "1" to this bit has no effect on operation.

With the PWC timer function in use, this bit is set to "1" immediately after pulse width measurement is complete.

With the input capture function in use, this bit is set to "1" immediately after an edge is detected.

The bit is set to "0" when the function of the composite timer selected is neither the PWC timer function nor the input capture function.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1". The IR bit in the Tn1CR1 (timer n1) register is set to "0" in 16-bit operation.

bit4	Details				
Reading "0"	Indicates that the pulse width measurement has been completed or no edge has been detected.				
Reading "1"	Indicates that the pulse width measurement has been completed or an edge has been detected.				
Writing "0"	Clears this flag.				
Writing "1"	Has no effect on operation.				

#### [bit3] BF: Data register full flag

With the PWC timer function in use, this bit is set to "1" when a count value is stored in the 8/16-bit composite timer data register (Tn0DR/Tn1DR) immediately after pulse width measurement is complete.

In 8-bit operation, this bit is set to "0" when the 8/16-bit composite timer data register (Tn0DR/Tn1DR) is read.

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) holds data if this bit is set to "1". With this bit being "1", even when the next edge is detected, the count value is not transferred to the 8/16-bit composite timer data register (Tn0DR/Tn1DR), and the next measurement result is thus lost. Nonetheless, there is an exception. With the F[3:0] bits in the Tn0CR0/Tn1CR0 register having been set to "0b1001", even though the BF bit is set to "1", the "H" pulse measurement result is transferred to the 8/16-bit composite timer data register (Tn0DR/Tn1DR), while the cycle measurement result is not transferred to the 8/16-bit composite timer data register. Therefore, in order to perform cycle measurement, the "H" pulse measurement result must be read before a cycle is completed. In addition, the result of "H" pulse measurement and that of cycle measurement are lost if they are not read before the completion of the next "H" pulse.

The BF bit in the Tn0CR1 (timer n0) register is set to "0" when the Tn1DR (timer n1) register is read during 16-bit operation.

The BF bit in the Tn1CR1 (timer n1) register is set to "0" during 16-bit operation.

This bit is "0" when any timer function other than the PWC timer function is selected. Writing a value to this bit has no effect on operation.

bit3	Details	
<b>Reading ''0''</b> Indicates that the there is no measurement data in the 8/16-bit composite timer data (Tn0DR/Tn1DR).		
Reading "1"	Indicates that the there is measurement data in the 8/16-bit composite timer data register (Tn0DR/Tn1DR).	

[bit2] IF: Timer reload/overflow flag

This bit detects the count value match and the counter overflow.

With the interval timer function (one-shot or continuous) or the PWM timer function (variable-cycle mode) in use, this bit is set to "1" if the 8/16-bit composite timer data register (Tn0DR/Tn1DR) value matches the count value.

With the PWC timer function or the input capture function in use, this bit is set to "1" if a counter overflow occurs.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".Writing "0" to this bit sets it to "0".

Writing "1" to this bit has no effect on operation.

This bit becomes "0" if the PWM function (variable-cycle mode) is selected.

The IF bit in the Tn1CR1 (timer n1) register is "0" in 16-bit operation.

bit2	Details			
Reading "0"	Indicates that neither timer reload nor overflow has occurred.			
Reading "1"	dicates that the a timer reload or an overflow has occurred.			
Writing ''0''	Clears this flag.			
Writing "1"	Has no effect on operation.			

# CHAPTER 11 8/16-BIT COMPOSITE TIMER 11.14 Registers

# **MB95630H Series**

#### [bit1] SO: Timer output initial value bit

The timer output (TMCRn:TO1/TO0) initial value is set by writing a value to this bit. The value in this bit is reflected in the timer output when the timer operation enable bit (Tn0CR1/Tn1CR1:STA) changes from "0" to "1".

In 16-bit operation (TMCRn:MOD = 1), use the SO bit in the Tn0CR1 (timer n0) register to set the timer output initial value. In this case, the value of the SO bit in the other one has no effect on operation.

During timer operation (Tn0CR1/Tn1CR1:STA = 1), the write access to this bit is invalid. However, in 16-bit operation, although a value can be written to the SO bit in the Tn1CR1 (timer n1) register even during timer operation, the value written has no direct effect on the timer output.

When the PWM timer function (fixed cycle mode or variable cycle mode) or the input capture function is in use, the value of this bit has no effect on operation.

bit1	Details				
Writing "0"	ets "0" as the timer output initial value.				
Writing "1"	Sets "1" as the timer output initial value.				

[bit0] OE: Timer output enable bit

This bit enables or disables timer output.

Writing "0" to this bit disables outputting the timer value (TMCRn:TO1/TO0) to the external pin. In this case, the external pin serves as a general-purpose port.

Writing "1"to this bit enables outputting the timer value to the external pin.

bit0	Details			
Writing ''0''	Disables timer output.			
Writing "1"	Enables timer output.			

# 11.14.3 8/16-bit Composite Timer Timer Mode Control Register (TMCRn)

The 8/16-bit composite timer timer mode control register (TMCRn) selects the filter function, 8-bit or 16-bit operating mode, and signal input to timer n0 and indicates the timer output value. This register serves both timer n0 and timer n1.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	TO1	TO0	TIS	MOD	FE11	FE10	FE01	FE00
Attribute	R	R	R/W*	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

\*: This R/W attribute is only for ch. 0. For other channels, the R/W attribute is W.

#### Register Functions

#### [bit7] TO1: Timer n1 output bit

This bit indicates the output value of timer n1. When the timer starts operation (Tn0CR1/Tn1CR1:STA = 1), the value in the bit changes depending on the timer function selected.

Writing a value to this bit has no effect on operation.

In 16-bit operation, if the PWM timer function (variable-cycle mode) or the input capture function is selected, the value in the bit becomes undefined.

With the interval timer function or the PWC timer function having been selected, if the timer stops operating (Tn0CR1/Tn1CR1:STA = 0), this bit holds the last value.

With the PWM timer function (variable-cycle mode) having been selected, if the timer stops operating (Tn0CR1/Tn1CR1:STA = 0), this bit holds the last value.

When the timer operating mode select bits (Tn0CR0/Tn1CR0:F[3:0]) are modified with the timer stopping operating, this bit indicates the last value of timer operation if the same timer operation has been performed; otherwise it indicates its initial value "0".

#### [bit6] TO0: Timer n0 output bit

This bit indicates the output value of timer n0. When the timer starts operation (Tn0CR1/Tn1CR1:STA = 1), the value in the bit changes depending on the selected timer function.

Writing a value to this bit has no effect on operation.

If the input capture function is selected, the value in the bit becomes undefined.

With the interval timer function or the PWC timer function having been selected, if the timer stops operating (Tn0CR1/Tn1CR1:STA = 0), this bit holds the last value.

With the PWM timer function (variable-cycle mode) having been selected, if the timer stops operating (Tn0CR1/Tn1CR1:STA = 0), this bit holds the last value.

When the timer operating mode select bits (Tn0CR0/Tn1CR0:F[3:0]) are modified with the timer stopping operating, this bit indicates the last value of timer operation if the same timer operation has been performed; otherwise it indicates its initial value "0".

[bit5] TIS: Timer n0 internal signal select bit

This bit selects the signal input to timer n0 when the PWC timer function or input capture function is selected.

The functions of this bit vary among channels. Details of the functions for different channels are explained below.

• Ch. 0

Writing "0" to this bit selects the external signal (EC0) as the signal input for timer 00.

Writing "1" to this bit selects the internal signal (TII0) as the signal input for timer 00.

The external pin assignment for the EC0 pin can be changed. For details, see "CHAPTER 28 SYSTEM CONFIGURATION CONTROLLER".

During timer operation (T00CR1:STA = 1), the write access to this bit is invalid.

bit5	Details
Writing ''0''	Selects the external signal (EC0) as the signal input for timer 00.
Writing "1"	Selects the internal signal (TII0) as the signal input for timer 00.

• Channels other than ch. 0

Writing "0" to this bit selects the external signal (ECn) as the signal input for timer n0. Writing "1" to this bit is prohibited. Always write "0" to this bit.

bit5	Details
Writing ''0''	Selects the external signal (ECn) as the signal input for timer n0.
Writing "1"	Setting prohibited.

[bit4] MOD: 8-bit/16-bit operating mode select bit

This bit selects 8-bit or 16-bit operating mode.

Writing "0" to this bit allows timers n0 and n1 to operate as separate 8-bit timers.

Writing "1" to this bit allows timers n0 and n1 to operate as a 16-bit timer.

While this bit is "1", if the timer starts operating (Tn0CR1/Tn1CR1:STA = 1) with the PWM timer function (variable-cycle mode), this bit is automatically set to "0".

During timer operation (Tn0CR1/Tn1CR1:STA = 1), the write access to this bit is invalid.

bit4	Details		
Writing ''0''	Selects the 8-bit operating mode.		
Writing "1"	Selects the 16-bit operating mode.		

[bit3:2] FE1[1:0]: Timer n1 filter function select bits

These bits select the filter function for the external signal (ECn) to timer n1 when the PWC timer function or the input capture function is selected.

During timer operation (Tn1CR1:STA = 1), the write access to these bits is invalid.

The settings of the bits have no effect on operation when the interval timer function or the PWM timer function is selected (the filter function does not operate.).

bit3:2	Details
Writing "00"	Disables the filter function.
Writing "01"	Filters out "H" pulse noise.
Writing "10"	Filters out "L" pulse noise.
Writing "11"	Filters out both "H" pulse noise and "L" pulse noise.

[bit1:0] FE0[1:0]: Timer n0 filter function select bits

These bits select the filter function for the external signal (ECn) to timer n0 when the PWC timer function or the input capture function is selected.

During timer operation (Tn0CR1:STA = 1), the write access to these bits is invalid.

The settings of the bits have no effect on operation when the interval timer function or the PWM timer function is selected (the filter function does not operate.).

bit1:0	Details
Writing ''00''	Disables the filter function.
Writing "01"	Filters out "H" pulse noise.
Writing "10"	Filters out "L" pulse noise.
Writing "11"	Filters out both "H" pulse noise and "L" pulse noise.

# 11.14.4 8/16-bit Composite Timer Data Register (Tn0DR/ Tn1DR)

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) is used to set the maximum count value during the interval timer operation or the PWM timer operation and to read the count value during the PWC timer operation or the input capture operation. The Tn0DR and Tn1DR registers correspond to timers n0 and n1 respectively.

#### Register Configuration

0		0						
bit	7	6	5	4	3	2	1	0
Field	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Interval timer function

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) is used to set the interval time. When the timer starts operating (Tn0CR1/Tn1CR1:STA = 1), the value of this register is transferred to the latch in the 8-bit comparator and the counter starts counting. When the count value matches the value held in the latch in the 8-bit comparator, the value of this register is transferred again to the latch, and the counter returns to "0x00" and continues to count.

The current count value can be read from this register.

An attempt to write "0x00" to this register is disabled in interval timer function.

In 16-bit operation, write the upper timer data to Tn1DR and lower timer data to Tn0DR, and write or read Tn1DR first and then Tn0DR.

#### • PWM timer function (fixed-cycle)

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) is used to set "H" pulse width time. When the timer starts operating (Tn0CR1/Tn1CR1:STA = 1), the value of this register is transferred to the latch in the 8-bit comparator and the counter starts counting from timer output "H". When the count value matches the value transferred to the latch, the timer output becomes "L" and the counter continues to count until the count value reaches "0xFF". When an overflow occurs, the value of this register is transferred again to the latch in the 8-bit comparator and the counter performs the next cycle of counting.

The current value can be read from this register. In 16-bit operation, write the upper timer data to Tn1DR and lower timer data to Tn0DR, and write or read Tn1DR first and then Tn0DR.

• PWM timer function (variable-cycle)

The 8/16-bit composite timer n0 data register (Tn0DR) and 8/16-bit composite timer n1 data register (Tn1DR) are used to set "L" pulse width time and cycle respectively. When the timer starts operating (Tn0CR1/Tn1CR1:STA = 1), the value of each register is transferred to the latch in the 8-bit comparator and the two counters start counting from timer output "L". When the Tn0DR value transferred to the latch matches the timer n0 counter value, the timer output becomes "H" and the counting continues until the Tn1DR value transferred to the latch matches the timer n1 counter value. When the Tn1DR value transferred to the latch of the 8-bit comparator matches the timer n1 counter value, the values of the Tn0DR register and the T01DR register are transferred again to the latch and the counter performs the next PWM cycle of counting.

The current count value can be read from this register. In 16-bit operation, write the upper timer data to Tn1DR and lower timer data to Tn0DR, and read Tn1DR first and then Tn0DR.

#### • PWC timer function

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) is used to read PWC measurement results. When PWC measurement is completed, the counter value is transferred to this register and the BF bit is set to "1".

When the 8/16-bit composite timer data register is read, the BF bit is set to "0". While the BF bit is "1", no data is transferred to the 8/16-bit composite timer data register.

There is an exception. With the F[3:0] bits in the Tn0CR0/Tn1CR0 register having been set to "0b1001", even though the BF bit is set to "1", the "H" pulse measurement result is transferred to the 8/16-bit composite timer data register, while the cycle measurement result is not transferred to the 8/16-bit composite timer data register. Therefore, in order to perform cycle measurement, the "H" pulse measurement result must be read before a cycle is completed. In addition, the result of "H" pulse measurement and that of cycle measurement are lost if they are not read before the completion of the next "H" pulse.

When reading the 8/16-bit composite timer data register, ensure that the BF bit is not cleared accidentally.

If new data is written to the 8/16-bit composite timer data register, the stored measurement data is replaced with the new data. Therefore, do not write data to the register. In 16-bit operation, write the upper timer data to Tn1DR and lower timer data to Tn0DR, and read Tn1DR first and then Tn0DR.

#### • Input capture function

The 8/16-bit composite timer data register (Tn0DR/Tn1DR) is used to read input capture results. When an edge specified is detected, the counter value is transferred to the 8/16-bit composite timer data register.

If new data is written to the 8/16-bit composite timer data register, the stored measurement data is replaced with the new data. Therefore, do not write data to the register. In 16-bit operation, write the upper timer data to Tn1DR and lower timer data to Tn0DR, and read Tn1DR first and then Tn0DR.


• Read and write operations

Read and write operations of Tn0DR and Tn1DR are performed in the following manner in 16bit operation or when the PWM timer function (variable-cycle) is selected.

- Read from Tn1DR: In addition to the read access to Tn1DR, the value of Tn0DR is also stored in the internal read buffer at the same time.
- Read from Tn0DR: The internal read buffer is read.
- Write to Tn1DR: Data is written to the internal write buffer.
- Write to Tn0DR: In addition to the write access to Tn0DR, the value of the internal write buffer is stored in Tn1DR at the same time.

Figure 11.14-1 shows the Tn0DR and Tn1DR registers read from and written to during 16-bit operation.

#### Figure 11.14-1 Read and Write Operations of Tn0DR and Tn1DR Registers during 16-bit Operation



# 11.15 Notes on Using 8/16-bit Composite Timer

#### This section provides notes on using the 8/16-bit composite timer.

#### ■ Notes on Using 8/16-bit Composite Timer

- To switch the timer function with the timer operating mode select bits (Tn0CR0/ Tn1CR0:F[3:0]), stop the timer operation first (Tn0CR1/Tn1CR1:STA = 0), then clear the interrupt flag (Tn0CR1/Tn1CR1:IF, IR), the interrupt enable bits (Tn0CR1/Tn1CR1:IE, Tn0CR0/Tn1CR0:IFE) and the buffer full flag (Tn0CR1/Tn1CR1:BF).
- In the case of using the input capture function, when both edges of the external input signal is selected as the timing at which the 8/16-bit composite timer captures a counter value (Tn0CR0/Tn1CR0:F[3:0] = 0b1100 or 0b1111) while "H" level external input signal is being input, the first falling edge will be ignored, no counter value will be transferred to the data register (Tn0DR/Tn1DR), and pulse width measurement completion/edge detection flag (Tn0CR1/Tn1CR1:IR) will not be set either.
  - In counter clear mode, the counter will not be cleared at the first falling edge and no data will be transferred to the data register either. The 8/16-bit composite timer will start the input capture operation from the next rising edge.
  - In counter free-run mode, no data will be transferred to the data register at the first falling edge. The 8/16-bit composite timer will start the input capture operation from the next rising edge.
- In 8-bit operating mode (TMCRn:MOD = 0) of the PWM timer function (variable-cycle mode), when modifying the 8/16-bit composite timer data registers (Tn0DR and Tn1DR) during counter operation, modify Tn1DR first and then Tn0DR.
- The counter stops operating while holding the value when the microcontroller transits to stop mode or watch mode. When the stop mode or watch mode is released by an interrupt, the counter resumes operating with the last value that it holds (see Figure 11.15-1 and Figure 11.15-2). Therefore, the first interval time or the initial external clock count value is incorrect. Always initialize the counter value after the microcontroller is released from stop mode or watch mode.





Figure 11.15-1 Operations of Counter in Standby Mode or in Pause (Not Serving as PWM Timer)

Figure 11.15-2 Operations of Counter in Standby Mode or in Pause (Serving as PWM Timer)



# CHAPTER 12 EXTERNAL INTERRUPT CIRCUIT

This chapter describes the functions and operations of the external interrupt circuit.

- 12.1 Overview
- 12.2 Configuration
- 12.3 Channels
- 12.4 Pin
- 12.5 Interrupt
- 12.6 Operations and Setting Procedure Example
- 12.7 Register
- 12.8 Notes on Using External Interrupt Circuit

# 12.1 Overview

The external interrupt circuit detects edges on the signal that is input to the external interrupt pin, and outputs interrupt requests to the interrupt controller.

#### Function of External Interrupt Circuit

The external interrupt circuit detects any edge of a signal that is input to an external interrupt pin and generates interrupt requests to the interrupt controller. The interrupt generated according to this interrupt request can cause the device to wake up from standby mode and return to its normal operating state. Therefore, the operating mode of the device can be changed when a signal is input to the external interrupt pin.

# 12.2 Configuration

#### The external interrupt circuit consists of the following blocks:

• Edge detection circuit

#### • External interrupt control register

#### Block Diagram of External Interrupt Circuit

Figure 12.2-1 is the block diagram of the external interrupt circuit.




Figure 12.2-1 Block Diagram of External Interrupt Circuit

#### • Edge detection circuit

When the polarity of the edge detected on a signal input to an external interrupt circuit pin (INT) matches the polarity of the edge selected in the interrupt control register (EIC), a corresponding external interrupt request flag bit (EIR) is set to "1".

• External interrupt control register (EIC)

This register is used to select an edge, enable or disable interrupt requests, check for interrupt requests, etc.

# 12.3 Channels

#### This section describes the channels of the external interrupt circuit.

#### ■ Channels of External Interrupt Circuit

Table 12.3-1 shows the pins and their corresponding registers of the external interrupt.

#### Table 12.3-1 Pins and Register of External Interrupt Circuit

Pin name	Pin function	Corresponding register
INTn	External interrupt input ch. n	
INTn+1	External interrupt input ch. n+1	External interrupt control register
INTn+2	External interrupt input ch. n+2	(EIC)
INTn+3	External interrupt input ch. n+3	

The number of external interrupt circuit units varies among products. For the number of external interrupt circuit units in an individual product, refer to the device data sheet.

# MB95630H Series 12.4 Pin

#### This section provides details of the pin of the external interrupt circuit.

#### ■ Pin of External Interrupt Circuit

#### • INT pin

This pin serves both as an external interrupt input pin and as a general-purpose I/O port.

If the INT pin is set as an input port by the port direction register (DDR) and the corresponding external interrupt input is enabled by the external interrupt control register (EIC), that pin functions as an external interrupt input pin (INT).

The state of a pin can always be read from the port data register (PDR) when that pin is set as an input port. The value of PDR can be read by using the read-modify-write (RMW) type of instruction.

# 12.5 Interrupt

The interrupt source for the external interrupt circuit is the detection of the specified edge of the signal input to an external interrupt pin.

#### ■ Interrupt during Operation of External Interrupt Circuit

When the specified edge of external interrupt input is detected, the corresponding external interrupt request flag bit (EIC:EIR0 or EIR1) is set to "1". In this case, if the interrupt request enable bit (EIC:EIE0 or EIE1 = 1) corresponding to that external interrupt request flag bit is enabled, an interrupt request is generated to the interrupt controller. In an interrupt service routine, write "0" to the external interrupt request flag bit corresponding to that interrupt request generated to clear the interrupt request.

# 12.6 Operations and Setting Procedure Example

#### This section describes the operations of the external interrupt circuit.


#### Operations of External Interrupt Circuit

When the polarity of an edge of a signal input from one of the external interrupt pins (INTn, INTn+1) matches the polarity of the edge selected by the external interrupt control register (EIC:SL0[1:0] or SL1[1:0]), the corresponding external interrupt request flag bit (EIC:EIR0 or EIR1) is set to "1" and the interrupt request is generated.

Always set the interrupt request enable bit to "0" when not using an external interrupt to wake up the device from standby mode.

When setting the edge polarity select bit (SL0[1:0] or SL1[1:0]), set the interrupt request enable bit (EIE0 or EIE1) to "0" to prevent the interrupt request from being generated accidentally. Also clear the interrupt request flag bit (EIR0 or EIR1) to "0" after changing the edge polarity.

Figure 12.6-1 shows the operations for setting the INTn pin as an external interrupt input.



#### Figure 12.6-1 Operations of External Interrupt

#### Setting Procedure Example

Below is an example of procedure for setting the external interrupt circuit.

#### Initial settings

- 1. Set the interrupt level. (ILR\*)
- 2. Select the edge polarity. (EIC:SL0[1:0])
- 3. Enable interrupt requests. (EIC:EIE0 = 1)
- \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "INTERRUPT SOURCE TABLE" in the device data sheet.

#### Interrupt processing

- 1. Clear the interrupt request flag. (EIC:EIR0 = 0)
- 2. Process any interrupt.

#### Note:

An external interrupt input port shares the same pin with a general-purpose I/O port. Therefore, when using the pin as an external interrupt input port, set the bit in the port direction register (DDR) corresponding to that pin to "0" (input).

# 12.7 Register

#### This section describes the register of the external interrupt circuit.

#### Table 12.7-1 List of External Interrupt Circuit Register

Register abbreviation	Register name	Reference
EIC	External interrupt control register	12.7.1

# 12.7.1 External Interrupt Control Register (EIC)

The external interrupt control register (EIC) is used to select the edge polarity for the external interrupt input and control interrupts.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	EIR1	SL11	SL10	EIE1	EIR0	SL01	SL00	EIE0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] EIR1: External interrupt request flag bit 1

This flag is set to "1" when the edge selected by the edge polarity select bits 1 (SL1[1:0]) is input to the external interrupt pin INTn+1.

When this bit and the interrupt request enable bit 1 (EIE1) are set to "1", an interrupt request is output. Writing "0" clears this bit. Writing "1" has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit7	Details
Reading "0"	Indicates that the specified edge has not been input.
Reading "1"	Indicates that the specified edge has been input.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit6:5] SL1[1:0]: Edge polarity select bits 1

These bits select the polarity of an edge of the pulse input to the external interrupt pin INTn+1. The edge selected is to be the interrupt source.

If these bits are set to "0b00", no edge detection is performed and no interrupt request is made.

If these bits are set to "0b01", rising edges are to be detected; if "0b10", falling edges are to be detected; if "0b11", both edges are to be detected.

bit6:5	Details
Writing ''00''	No edge detection
Writing ''01''	Rising edge
Writing "10"	Falling edge
Writing "11"	Both edges

[bit4] EIE1: Interrupt request enable bit 1

This bit enables or disables outputting the interrupt request to the interrupt controller. When this bit and the external interrupt request flag bit 1 (EIR1) are "1", an interrupt request is output.

When using an external interrupt pin, write "0" to the corresponding bit in the port direction register (DDR) to set the pin as an input port.

The status of the external interrupt pin can be read directly from the port data register, regardless of the status of the interrupt request enable bit.

bit4	Details			
Writing "0"	ables outputting the interrupt request.			
Writing "1"	Enables outputting the interrupt request.			

#### [bit3] EIR0: External interrupt request flag bit 0

This flag is set to "1" when the edge selected by the edge polarity select bits 0 (SL0[1:0]) is input to the external interrupt pin INTn.

When this bit and the interrupt request enable bit 0 (EIE0) are set to "1", an interrupt request is output. Writing "0" clears this bit. Writing "1" has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit3	Details
Reading "0"	Indicates that the specified edge has not been input.
Reading "1"	Indicates that the specified edge has been input.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit2:1] SL0[1:0]: Edge polarity select bits 0

These bits select the polarity of an edge of the pulse input to the external interrupt pin INTn. The edge selected is to be the interrupt source.

If these bits are set to "0b00", no edge detection is performed and no interrupt request is made.

If these bits are set to "0b01", rising edges are to be detected; if "0b10", falling edges are to be detected; if "0b11", both edges are to be detected.

bit2:1	Details
Writing ''00''	No edge detection
Writing ''01''	Rising edge
Writing "10"	Falling edge
Writing "11"	Both edges

[bit0] EIE0: Interrupt request enable bit 0

This bit enables or disables outputting the interrupt request to the interrupt controller. When this bit and the external interrupt request flag bit 0 (EIR0) are "1", an interrupt request is output.

When using an external interrupt pin, write "0" to the corresponding bit in the port direction register (DDR) to set the pin as an input port.

The status of the external interrupt pin can be read directly from the port data register, regardless of the status of the interrupt request enable bit.

bit0	Details	
Writing "0"	Disables outputting the interrupt request.	
Writing "1"	Enables outputting the interrupt request.	

# 12.8 Notes on Using External Interrupt Circuit

#### This section provides notes on using the external interrupt circuit.

#### Notes on Using External Interrupt Circuit

- Before setting the edge polarity select bits (SL0[1:0] or SL1[1:0]), set the interrupt request enable bit (EIE0 or EIE1) to "0" (disabling interrupt requests). In addition, clear the external interrupt request flag bit (EIR0 or EIR1) to "0" after setting the edge polarity.
- The external interrupt circuit cannot wake up from the interrupt service routine if the external interrupt request flag bit is "1" and the interrupt request enable bit is enabled. In the interrupt service routine, always clear the external interrupt request flag bit.

186

# CHAPTER 13 INTERRUPT PIN SELECTION CIRCUIT

This chapter describes the functions and operations of the interrupt pin selection circuit.

- 13.1 Overview
- 13.2 Configuration
- 13.3 Pins
- 13.4 Operation
- 13.5 Register
- 13.6 Notes on Using Interrupt Pin Selection Circuit

# 13.1 Overview

# The interrupt pin selection circuit selects pins to be used as interrupt input pins from among various peripheral input pins.

#### ■ Interrupt Pin Selection Circuit

The interrupt pin selection circuit is used to select interrupt input pins from various peripheral inputs (EC1, INT00, TRG1, UCK0 and UI0). The input signal from each peripheral function pin is selected by this circuit and the signal is used as the INT00 (ch. 0) input of external interrupt. This enables the input signals to the peripheral function pins to also serve as external interrupt pins.

# MB95630H Series 13.2 Configuration

Figure 13.2-1 shows the block diagram of the interrupt pin selection circuit.

#### ■ Block Diagram of Interrupt Pin Selection Circuit




Figure 13.2-1 Block Diagram of Interrupt Pin Selection Circuit

• WICR register (interrupt pin selection circuit control register)

This register is used to determine which of the available peripheral input pins should be output to the interrupt circuit and which interrupt pins they should serve as.

• Selection circuit

This circuit outputs the input from the pin selected by the WICR register to the INT00 input of the external interrupt circuit (ch. 0).

## 13.3 Pins

#### This section describes the pins of the interrupt pin selection circuit.

#### Pins of Interrupt Pin Selection Circuit

The peripheral function pins of the interrupt pin selection circuit are the EC1, INT00, TRG1, UCK0 and UI0 pins. These input pins (except INT00) are also connected to their respective peripheral units in parallel and can be used for both functions simultaneously. Table 13.3-1 shows the correspondence between the peripheral functions and peripheral input pins.

 Table 13.3-1
 Correspondence between Peripheral Functions and Peripheral Input Pins

Peripheral input pin name	Peripheral functions name
EC1	8/16-bit composite timer (event input)
INT00	Interrupt pin selection circuit
TRG1	16-bit PPG timer (trigger input)
UCK0	UART/SIO (clock input/output)
UI0	UART/SIO (data input)

# MB95630H Series 13.4 Operation

#### The interrupt pins are selected by setting the WICR register.

#### Operation of Interrupt Pin Selection Circuit

The WICR register selects the input pins to be input to INT00 of the external interrupt circuit (ch. 0). Below is a setup procedure for the interrupt pin selection circuit and external interrupt circuit (ch. 0), which must be followed when selecting the TRG1 pin as an interrupt pin.

- 1. Write "0" to the corresponding bit in the port direction register (DDR) to set the pin as an input.
- 2. Select the TRG1 pin as an interrupt input pin in the WICR register.
  - Write "0x01" to the WICR register. At this point, write "0" to the EIE0 bit in the EIC00 register of the external interrupt circuit to disable the operation of the external interrupt circuit.
- 3. Enable the operation of INT00 of the external interrupt circuit (ch. 0).
  - Set the SL0[1:0] bits in the EIC00 register to any value other than "0b00" in the external interrupt circuit to select the valid edge. Also write "1" to the EIE0 bit to enable interrupts.
- 4. The subsequent interrupt operation is the same as that of the external interrupt circuit.
  - When a reset is released, the WICR register is initialized to "0x40" and the INT00 bit is selected as the only available interrupt pin. To use any pins other than the INT00 pin as external interrupt pins, modify the settings of this register before enabling the operation of the external interrupt circuit.

# 13.5 Register

#### This section describes the register of the interrupt pin selection circuit.

#### Table 13.5-1 List of External Interrupt Circuit Register

Register abbreviation	Register name	Reference
WICR	Interrupt pin selection circuit control register	13.5.1

# 13.5.1 Interrupt Pin Selection Circuit Control Register (WICR)

This register is used to determine which of the available peripheral input pins should be output to the interrupt circuit and which interrupt pins they should serve as.

#### Register Configuration

MB95630H Series

bit	7	6	5	4	3	2	1	0
Field		INT00	_	_	EC1	UIO	UCK0	TRG1
Attribute	_	R/W	_	—	R/W	R/W	R/W	R/W
Initial value	0	1	0	0	0	0	0	0

#### Register Functions

[bit7] Undefined bit

The read value is always "0". Writing a value to this bit has no effect on operation.

#### [bit6] INT00: INT00 interrupt pin select bit

This bit determines whether to select the INT00 pin as an interrupt input pin.

Writing "0" to this bit deselects the INT00 pin as an interrupt input pin, and the interrupt pin selection circuit treats the INT00 pin input as being fixed at "0".

Writing "1" to this bit selects the INT00 pin as an interrupt input pin and the circuit passes the INT00 pin input to INT00 (ch. 0) of the external interrupt circuit. In this case, the input signal to the INT00 pin can generate an external interrupt if INT00 (ch. 0) operation is enabled in the external interrupt circuit.

bit6	Details		
Writing ''0''	Deselects the INT00 pin as an interrupt input pin.		
Writing "1"	Selects the INT00 pin as an interrupt input pin.		

[bit5:4] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit3] EC1: EC1 interrupt pin select bit

This bit determines whether to select the EC1 pin as an interrupt input pin.

Writing "0" to this bit deselects the EC1 pin as an interrupt input pin, and the interrupt pin selection circuit treats the EC1 pin input as being fixed at "0".

Writing "1" to this bit selects the EC1 pin as an interrupt input pin and the circuit passes the EC1 pin input to INT00 (ch. 0) of the external interrupt circuit. In this case, the input signal to the EC1 pin can generate an external interrupt if INT00 (ch. 0) operation is enabled in the external interrupt circuit.

bit3	Details
Writing ''0''	Deselects the EC1 pin as an interrupt input pin.
Writing "1"	Selects the EC1 pin as an interrupt input pin.

# CHAPTER 13 INTERRUPT PIN SELECTION CIRCUIT 13.5 Register

# **MB95630H Series**

#### [bit2] UI0: UI0 interrupt pin select bit

This bit determines whether to select the UI0 pin as an interrupt input pin.

Writing "0" to this bit deselects the UI0 pin as an interrupt input pin, and the interrupt pin selection circuit treats the UI0 pin input as being fixed at "0".

Writing "1" to this bit selects the UI0 pin as an interrupt input pin and the circuit passes the UI0 pin input to INT00 (ch. 0) of the external interrupt circuit. In this case, the input signal to the UI0 pin can generate an external interrupt if INT00 (ch. 0) operation is enabled in the external interrupt circuit.

bit2	Details		
Writing ''0''	Deselects the UI0 pin as an interrupt input pin.		
Writing "1"	Selects the UI0 pin as an interrupt input pin.		

#### [bit1] UCK0: UCK0 interrupt pin select bit

This bit determines whether to select the UCK0 pin as an interrupt input pin.

Writing "0" to this bit deselects the UCK0 pin as an interrupt input pin, and the interrupt pin selection circuit treats the UCK0 pin input as "0".

Writing "1" to this bit selects the UCK0 pin as an interrupt input pin and the circuit passes the UCK0 pin input to INT00 (ch. 0) of the external interrupt circuit. In this case, the input signal to the UCK0 pin can generate an external interrupt if INT00 (ch. 0) operation is enabled in the external interrupt circuit.

bit1	Details
Writing ''0''	Deselects the UCK0 pin as an interrupt input pin.
Writing "1"	Selects the UCK0 pin as an interrupt input pin.

#### [bit0] TRG1: TRG1 interrupt pin select bit

This bit determines whether to select the TRG1 pin as an interrupt input pin.

Writing "0" to this bit deselects the TRG1 pin as an interrupt input pin, and the interrupt pin selection circuit treats the TRG1 pin input as being fixed at "0".

Writing "1" to this bit selects the TRG1 pin as an interrupt input pin and the circuit passes the TRG1 pin input to INT00 (ch. 0) of the external interrupt circuit. In this case, the input signal to the TRG1 pin can generate an external interrupt if INT00 (ch. 0) operation is enabled in the external interrupt circuit.

bit0	Details
Writing ''0''	Deselects the TRG1 pin as an interrupt input pin.
Writing "1"	Selects the TRG1 pin as an interrupt input pin.

When any of these bits (except undefined bits) is set to "1" and the operation of INT00 (ch. 0) of the external interrupt circuit is enabled in standby mode of this device, the selected pin is enabled to perform input operation. The device wakes up from the standby mode when a valid edge pulse is input to the selected pin. For detail of the standby mode, see "3.5 Operations in Low Power Consumption Mode (Standby Mode)".

Note:

The input signals to the peripheral pins do not generate an external interrupt even when "1" is written to these bits if the INT00 (ch. 0) of the external interrupt circuit is disabled.

Do not modify the values of these bits while the INT00 (ch. 0) of the external interrupt circuit is enabled. If modified, the external interrupt circuit may detect a valid edge, depending on the pin input level.

If multiple interrupt pins are selected in the WICR register simultaneously and the operation of INT00 (ch. 0) of the external interrupt circuit is enabled (the values other than "0b00" are written to the SL0[1:0] bits in the EIC register of the external interrupt circuit.), the selected pins will remain enabled to perform input so as to accept interrupts even in standby mode.

# **13.6** Notes on Using Interrupt Pin Selection Circuit

#### This section provides notes on using the interrupt pin selection circuit.

- If multiple interrupt pins are selected in the WICR register simultaneously and the operation of INT00 (ch. 0) of the external interrupt circuit is enabled (a value other than "0b00" is written to the SL0[1:0] bits in the EIC register of the external interrupt circuit to select a valid edge, and "1" is written to the EIE0 bit to enable the interrupt request.), the input to the selected pins will remain enabled so as to accept interrupts even in standby mode.
- If multiple interrupt pins are selected in the WICR register simultaneously, an input to INT00 (ch. 0) of the external interrupt circuit is treated as "H" if any of the selected input signals is "H" (It becomes "OR" of the signals input to the selected pins).

# CHAPTER 14 LIN-UART

This chapter describes the functions and operations of the LIN-UART.

- 14.1 Overview
- 14.2 Configuration
- 14.3 Pins
- 14.4 Interrupts
- 14.5 LIN-UART Baud Rate
- 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example
- 14.7 Registers
- 14.8 Notes on Using LIN-UART

# 14.1 Overview

The LIN (Local Interconnect Network)-UART is a general-purpose serial data communication interface for synchronous or asynchronous (start-stop synchronization) communication with external devices. In addition to a bidirectional communication function (normal mode) and master/slave communication function (multiprocessor mode: supports both master and slave operation), the LIN-UART also supports special functions with the LIN bus.

## Functions of LIN-UART

The LIN-UART is a general-purpose serial data communication interface for exchanging serial data with other CPUs and peripheral devices. Table 14.1-1 lists the functions of the LIN-UART.

	Function
Data buffer	Full-duplex double-buffer
Serial input	The LIN-UART oversamples received data for five times to determine the received value by majority of sampling values (only asynchronous mode).
Transfer mode	<ul> <li>Clock-synchronous (Select start/stop synchronization, or start/stop bits)</li> <li>Clock-asynchronous (Start/stop bits available)</li> </ul>
Baud rate	<ul> <li>Dedicated baud rate generator provided (made of a 15-bit reload counter)</li> <li>The external clock can be inputted. It can be adjusted by the reload counter.</li> </ul>
Data length	<ul><li> 7 bits (not in synchronous or LIN mode)</li><li> 8 bits</li></ul>
Signal type	NRZ (Non Return to Zero)
Start bit timing	Synchronization with the start bit falling edge in asynchronous mode.
Reception error detection	<ul><li>Framing error</li><li>Overrun error</li><li>Parity error (Not supported in operating mode 1)</li></ul>
Interrupt request	<ul> <li>Receive interrupts (reception completed, reception error detected, LIN synch break detected)</li> <li>Transmit interrupts (transmit data empty)</li> <li>Interrupt requests to TII0 (LIN synch field detected: LSYN)</li> </ul>
Master/slave mode communication function (Multiprocessor mode)	Capable of 1 (master) to n (slaves) communication (supports both the master and slave system)
Synchronous mode	Transmit side/receive side of serial clock
Pin access	Serial I/O pin states can be read directly.
LIN bus option	<ul> <li>Master device operation</li> <li>Slave device operation</li> <li>LIN synch break detection</li> <li>LIN synch break generation</li> <li>Detection of LIN synch field start/stop edges connected to the 8/16-bit composite timer</li> </ul>
Synchronous serial clock	Continuous output to the SCK pin enabled for synchronous communication using the start/stop bits
Clock delay option	Special synchronous clock mode for delaying the clock (used in Serial Peripheral Interface (SPI))

Table 14.1-1 Functions of LIN-UART

The LIN-UART operates in four different modes. The operating mode is selected by the MD0 and MD1 bits in the LIN-UART serial mode register (SMR). Operating mode 0 and operating mode 2 are used for bi-directional serial communication; operating mode 1 for master/slave communication; and operating mode 3 for LIN master/slave communication.

Table 14.1-2 LIN-UART Operating Modes

	Operating mode	Data	ength	Synchronous	Stop bit length	Data bit format	
	Operating mode	No parity	With parity	method	Stop bit length		
0	Normal mode	7 bits o	r 8 bits	Asynchronous	1 bit or 2 bits		
1	Multiprocessor mode	7 bits or 8 bits $+1^*$	-	Asynchronous	1 bit of 2 bits	LSB first MSB first	
2	Normal mode	8 t	bits	Synchronous	None, 1 bit, 2 bits		
3	LIN mode	8 bits	-	Asynchronous	1 bit	LSB first	

- : Unavailable

\* : "+1" is the address/data select bit (AD) used for communication control in multiprocessor mode.

The MD0 and MD1 bits in the LIN-UART serial mode register (SMR) are used to select the following LIN-UART operating modes.

Table 14.1-3	LIN-UART	Operating	Modes
		oporating	moaco

MD1	MD0	Operating mode	Туре
0	0	0	Asynchronous (Normal mode)
0	1	1	Asynchronous (Multiprocessor mode)
1	0	2	Synchronous (Normal mode)
1	1	3	Asynchronous (LIN mode)


- Operating mode 1 supports both master and slave operation for the multiprocessor mode.
- The communication format of operating mode 3 is fixed: 8-bit data, no parity, stop bit 1, LSB-first.

# 14.2 Configuration

LIN-UART is made up of the following blocks.

- Reload counter
- Receive control circuit
- Receive shift register
- LIN-UART receive data register (RDR)
- Transmit control circuit
- Transmit shift register
- LIN-UART transmit data register (TDR)
- Error detection circuit
- Oversampling circuit
- Interrupt generation circuit
- LIN synch break/synch field detection circuit
- Bus idle detection circuit
- LIN-UART serial control register (SCR)
- LIN-UART serial mode register (SMR)
- LIN-UART serial status register (SSR)
- LIN-UART extended status control register (ESCR)
- LIN-UART extended communication control register (ECCR)

## Block Diagram of LIN-UART



#### Figure 14.2-1 Block Diagram of LIN-UART

Reload counter

This block is a 15-bit reload counter functioning as a dedicated baud rate generator. The block consists of a 15-bit register for reload values; it generates the transmit/receive clock from the external or internal clock. The count value in the transmit reload counter is read from the baud rate generator1, 0 (BGR1 and BGR0).

#### • Receive control circuit

This block consists of a receive bit counter, a start bit detection circuit, and a receive parity counter. The receive bit counter counts the receive data bits and sets a flag in the LIN-UART receive data register when the reception of one data is completed according to the specified data length. If the receive interrupt has been enabled, a receive interrupt request is made. The start bit detection circuit detects a start bit in a serial input signal. When a start bit is detected, the circuit sends a signal to the reload counter in synchronization with the start bit falling edge. The receive parity counter calculates the parity of the received data.

#### • Receive shift register

The circuit captures received data from the SIN pin while performing bit shifting of received data. The receive shift register transfers received data to the RDR register.

#### • LIN-UART receive data register (RDR)

This register retains the received data. Serial input data is converted and stored in the LIN-UART receive data register.

#### • Transmit control circuit

This block consists of a transmit bit counter, a transmit start circuit, and a transmit parity counter. The transmit bit counter counts the transmit data bits and sets a flag in the transmit data register when the transmission of one data is completed according to the specified data length. If the transmit interrupt has been enabled, a transmit interrupt request is made. The transmit start circuit starts transmission when data is written to the TDR. The transmit parity counter generates a parity bit for data to be transmitted if the data has a parity.

#### • Transmit shift register

Data written to the LIN-UART transmit data register (TDR) is transferred to the transmit shift register, and then the transmit shift register outputs the data to the SOT pin while performing bit shifting of the data.

#### LIN-UART transmit data register (TDR)

This register sets the transmit data. Data written to this register is converted to serial data and then output.

#### • Error detection circuit

This circuit detects errors occurring at the end of reception. If an error occurs, a corresponding error flag is set.

#### Oversampling circuit

In asynchronous mode, the oversampling circuit oversamples received data for five times to determine the received value by majority of sampling values. The circuit stops operating in synchronous mode.

#### • Interrupt generation circuit

This circuit controls all interrupt sources. An interrupt is generated immediately provided that the corresponding interrupt enable bit has been set.

#### CHAPTER 14 LIN-UART 14.2 Configuration

# **MB95630H Series**

• LIN synch break/synch field detection circuit

This circuit detects a LIN synch break when the LIN master node transmits a message header. The LBD flag is set when the LIN synch break is detected. An internal signal is output to 8/16bit composite timer in order to detect the first and the fifth falling edges of the LIN synch field and to measure the actual serial clock synchronization transmitted by the master node.

• LIN synch break generation circuit

This circuit generates a LIN synch break with a length set.

• Bus idle detection circuit

If this circuit detects that no transmission or reception is in progress, it sets the TBI flag bit or the RBI flag bit to "1" respectively.

• LIN-UART serial control register (SCR)

Its operating functions are as follows:

- Setting the use of the parity bit
- Parity bit select
- Setting stop bit length
- Setting data length
- Selecting the frame data format in operating mode 1
- Clearing the error flag
- Enabling/disabling transmission
- Enabling/disabling reception
- LIN-UART serial mode register (SMR)

Its operating functions are as follows:

- Selecting the LIN-UART operating mode
- Selecting the clock input source
- Selecting between one-to-one connection to the external clock and connection to the reload counter
- Resetting the dedicated reload timer
- LIN-UART software reset (maintaining register settings)
- Enabling/disabling output to the serial data pin
- Enabling/disabling output to the clock pin
- LIN-UART serial status register (SSR)

Its operating functions are as follows:

- Checking transmission/reception or error status
- Selecting the transfer direction (LSB-first or MSB-first)
- Enabling/disabling receive interrupts
- Enabling/disabling transmit interrupts

• Extended status control register (ESCR)

Its operating functions are as follows:

- Enabling/disabling LIN synch break interrupts
- LIN synch break detection
- Selecting LIN synch break length
- Direct access to SIN pin and SOT pin
- Setting continuous clock output in LIN-UART synchronous clock mode
- Sampling clock edge selection
- LIN-UART extended communication control register (ECCR)

Its operating functions are as follows:

- Bus idle detection
- Synchronous clock setting
- LIN synch break generation

#### ■ Input Clock

The LIN-UART uses a machine clock or an input signal from the SCK pin as an input clock.

The input clock is used as the transmission/reception clock source of the LIN-UART.

# 14.3 Pins

## This section describes the pins of the LIN-UART.

## ■ Pins of LIN-UART

The pins of the LIN-UART are also used as general-purpose ports. Table 14.3-1 lists the LIN-UART pin functions and settings for using them.

Pin name	Pin function	Settings required for using pin				
SIN	Serial data input Set to the input port (DDR:corresponding bit = 0)					
SOT	Serial data output	Enable output. (SMR:SOE = 1)				
SCK	Serial clock input/output	Set to the input port when this pin is used for clock input. (DDR:corresponding bit = 0)				
SCK	Senai clock input/output	Enable output when this pin is used as an clock output pin. (SMR:SCKE = 1)				

### Table 14.3-1 Pins of LIN-UART

#### 14.4 Interrupts

The LIN-UART has receive interrupts and transmit interrupts, which are generated by the following sources. An interrupt number and an interrupt vector are assigned to each interrupt. In addition, it has a LIN synch field edge detection interrupt function using the 8/16-bit composite timer interrupt.

• Receive interrupt

A receive interrupt occurs when received data is set in the LIN-UART receive data register (RDR), or when a receive error occurs, or when a LIN synch break is detected.

Transmit interrupt

A transmit interrupt occurs when transmit data is transferred from the LIN-UART transmit data register (TDR) to the transmit shift register, and data transmission starts.

## Receive Interrupt

Table 14.4-1 shows the control bits and interrupt sources of receive interrupts.

Interrupt	Flag	Operating mode			ode		Interrupt source	Interrupt request flag	
request flag bit	register	0	1	2	3	Interrupt source	enable bit	clear	
RDRF	SSR	0	0	0	0	Writing received data to RDR		Read received data	
ORE	SSR	0	0	0	0	Overrun error	SSR:RIE	XX7 '4   1   4 '	
FRE	SSR	0	0	$\Delta$	0	Framing error	55K.KIE	Write "1" to receive error flag clear bit (SCR:CRE)	
PE	SSR	0	×	$\Delta$	×	Parity error		hug clear on (BCR.CRL)	
LBD	ESCR	×	×	×	0	LIN synch break detection	ESCR:LBIE	Write "0" to ESCR:LBD	

O: Bit to be used

× : Unused bit

 $\Delta$  : Usable only when ECCR:SSM = 1

#### Receive interrupts

If one of the following operations occurs in reception mode, the bit in the LIN-UART serial status register (SSR) corresponding to that operation is set to "1".

#### Data reception completed

Received data is transferred from the LIN-UART serial input shift register to the LIN-UART receive data register (RDR) (RDRF = 1).

#### **Overrun error**

With RDRF = 1, the next serial data is received while the CPU has not read the RDR register. (ORE = 1).

#### Framing error

A stop bit reception error occurs (FRE = 1).

#### **Parity error**

A parity detection error occurs (PE = 1).

A receive interrupt request is made if the receive interrupt has been enabled (SSR:RIE = 1) when one of the above flag bits is "1".

RDRF flag is automatically cleared to "0" if the LIN-UART receive data register (RDR) is read. All of the error flags are cleared to "0" if "1" is written to the receive error flag clear bit (CRE) in the LIN-UART serial control register (SCR).

• LIN synch break interrupts

In operating mode 3, the LIN synch break interrupt functions when the LIN-UART performs LIN slave operation.

The LIN synch break detection flag bit (LBD) in the LIN-UART extended status control register (ESCR) is set to "1" when the internal data bus (serial input) is "0" for 11 bits or longer. The LIN synch break interrupt and the LBD flag are cleared by writing "0" to the LBD flag. The LBD flag must be cleared before the 8/16-bit composite timer interrupt is generated within the LIN synch field.

To detect a LIN synch break, the reception must be disabled (SCR:RXE = 0).

#### ■ Transmit Interrupts

Table 14.4-2 shows the control bit and interrupt source of the transmit interrupt.

 Table 14.4-2
 Interrupt Control Bit and Interrupt Source of Transmit Interrupt

Interrupt	Flag	Operating mode			ode		Interrupt source	Interrupt request flag	
request flag bit	register	0	1	2 3 Interrupt source		Interrupt source	enable bit	clear	
TDRE	SSR	0	Ο	Ο	0	Transmit register is empty	SSR:TIE	Write transmit data	

O: Bit to be used

#### • Transmit interrupts

The transmit data register empty flag bit (TDRE) in the LIN-UART serial status register (SSR) is set to "1" when the transmit data is transferred from the LIN-UART transmit data register (TDR) to the transmit shift register, and data transmission starts. In this case, if the transmit interrupt has been enabled (SSR:TIE = 1), a transmit interrupt request is made.

#### Note:

Since the initial value of the TDRE bit is "1" after a hardware reset/software reset, if the TIE bit is set to "1" after a hardware reset/software reset, an interrupt is generated immediately. The TDRE bit is cleared only by writing data to the LIN-UART transmit data register (TDR).

## ■ LIN Synch Field Edge Detection Interrupt (8/16-bit Composite Timer Interrupt)

Table 14.4-3 shows the control bits and interrupt sources of the LIN synch field edge detection interrupt.

#### Table 14.4-3 Interrupt Control Bits and Interrupt Sources of LIN Synch Field Edge Detection Interrupt

Interrupt	Flag	Operating mode					Interrupt source	Interrupt request flag	
request flag bit	register	0	1	2	3	Interrupt source	enable bit	clear	
IR	Tn0CR1	×	×	×	0	First falling edge of the LIN synch field	Tn0CR1:IE	Write "0" to Tn0CR1:IR	
IR	Tn0CR1	×	×	×	0	Fifth falling edge of the LIN synch field	THOCKI.IE	whe o to mocklik	

O : Bit to be used


 $\times$  : Unused bit


• LIN synch field edge detection interrupt (8/16-bit composite timer interrupt)

In operating mode 3, the LIN synch field edge detection interrupt functions when the LIN-UART performs LIN slave operation.

After a LIN synch break is detected, the internal signal (LSYN) is set to "1" at the first falling edge of the LIN synch field, and set to "0" after the fifth falling edge. Between both falling edges, a 8/16-bit composite timer interrupt is generated, provided that the 8/16-bit composite timer has been configured to receive internal signals and detect rising edges and falling edges and the 8/16-bit composite interrupt has been enabled.

The difference in the count values detected by the 8/16-bit composite timer (see Figure 14.4-1) is equivalent to eight bits of the master serial clock. A new baud rate can be calculated from this value. After set, a new baud rate becomes effective from the falling edge detected at the next start bit set.





# 14.4.1 Timing of Receive Interrupt Generation and Flag Set

A receive interrupt is generated when reception is completed (SSR:RDRF) or when a reception error occurs (SSR:PE, ORE, FRE).

#### ■ Timing of Receive Interrupt Generation and Flag Set

Received data is stored in the LIN-UART receive data register (RDR) when the first stop bit is detected in operating mode 0/1/2(SSM = 1)/3, or when the last data bit is detected in operating mode 2 (SSM = 0). When reception is completed (SSR:RDRF = 1), or when a reception error occurs (SSR:PE, ORE, FRE = 1), an error flag corresponding to one of the events mentioned above is set. If the receive interrupt has been enabled (SSR:RIE = 1) when an error flag is set, a receive interrupt is generated.

#### Note:

In all operating modes, when a receive error occurs, data in the LIN-UART receive data register (RDR) becomes invalid.

Figure 14.4-2 shows the timing of reception and flag set.




Figure 14.4-2 Timing of Reception and Flag Set

#### Note:

Figure 14.4-2 does not show all reception operations in mode 0. It only shows two examples of reception operations using different communication formats. One reception operation uses 7-bit data, a parity bit (parity bit = "even parity" or "odd parity") and one stop bit. The other uses 8-bit data, no parity bit and one stop bit.

Figure 14.4-3 ORE Flag Set Timing							
Received data	ST/0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ SP\ST/0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ SP\						
RDRF							
ORE							

# 14.4.2 Timing of Transmit Interrupt Generation and Flag Set


A transmit interrupt is generated when transmit data is transferred from the LIN-UART transmit data register (TDR) to the transmit shift register and then data transmission starts.

## ■ Timing of Transmit Interrupt Generation and Flag Set

When the data written to the LIN-UART transmit data register (TDR) is transferred to the transmit shift register and the transmission of that data starts, the next data can be written to the TDR register (SSR:TDRE = 1). At the start of the data transmission, if the transmit interrupt has been enabled (SSR:TIE = 1), a transmit interrupt is generated.

The TDRE bit is a read-only bit, and is cleared to "0" only when data is written to the LIN-UART transmit data register (TDR).

Figure 14.4-4 shows the timing of transmission and flag set.



#### Figure 14.4-4 Timing of Transmission and Flag Set

Note:

Figure 14.4-4 does not show all transmission operations in operating mode 0. It only shows an example of a transmission operation using 8-bit data, a parity bit ("even parity" or "odd parity") and one stop bit.

No parity bit is transmitted in operating mode 3, or in operating mode 2 with SSM = 0.

## Transmit Interrupt Request Generation Timing

With the transmit interrupt having been enabled (SSR:TIE = 1), if the TDRE bit is set to "1", a transmit interrupt is generated.

Note:

Since the initial value of the TDRE bit is "1", a transmit interrupt is generated immediately after the transmit interrupt is enabled (SSR:TIE = 1). When deciding the timing of enabling the transmit interrupt, take into consideration that the TDRE bit can be cleared only by writing new data to the LIN-UART transmit data register (TDR).

For interrupt request numbers and vector table addresses of respective peripheral functions, refer to "■ INTERRUPT SOURCE TABLE" in the device data sheet.

# 14.5 LIN-UART Baud Rate

The input clock (transmit/receive clock source) of the LIN-UART can be selected from one of the following:

- Input a machine clock to a baud rate generator (reload counter).
- Input an external clock to a baud rate generator (reload counter).
- Use an external clock (SCK pin input clock) directly.

## ■ LIN-UART Baud Rate Selection

The baud rate can be selected from one of following three types. Figure 14.5-1 shows the baud rate selection circuit.

 Baud rate derived from the internal clock divided by the dedicated baud rate generator (reload counter)

There are two internal reload counters, corresponding to the transmit serial clock and the receive serial clock respectively. The baud rate is selected by setting a 15-bit reload value in the LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0).

The reload counter divides the internal clock by the value set in BGR1 and BGR0.

The baud rate is used in asynchronous mode and in synchronous mode (transmit side of the serial clock).

As for clock source settings, select the internal clock and use the baud generator clock (SMR:EXT = 0, OTO = 0).

- Baud rate derived from the external clock divided by the dedicated baud rate generator (reload counter)
  - The external clock is used as the clock source for the reload counter.
  - The baud rate is selected by setting a 15-bit reload value in the LIN-UART baud rate generator registers 1, 0 (BGR0, BGR1).
  - The reload counter divides the external clock by the value set in BGR1 and BGR0.

The baud rate is used in asynchronous mode.

As for clock source settings, select the external clock and use the baud generator clock (SMR:EXT = 1, OTO = 0).

• Baud rate by the external clock (one-to-one mode)

The clock input from the clock input pin (SCK) of the LIN-UART is used as the baud rate (slave operation in operating mode 2 (synchronous) (ECCR:MS = 1)).

It is used in synchronous mode (serial clock reception side).

As for clock source settings, select the external clock and its direct use (SMR:EXT = 1, OTO = 1).




Figure 14.5-1 LIN-UART Baud Rate Selection Circuit

# 14.5.1 Baud Rate Setting

# This section shows baud rate settings and the result of calculating the serial clock frequency.

#### Baud Rate Calculation

The two 15-bit reload counters are set by the LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0).

The equation for the baud is shown below.

Reload value:

$$v = (\frac{MCLK}{b}) - 1$$

v: Reload value, b: Baud rate, MCLK: Machine clock, or external clock frequency

#### Calculation example

Assuming that the machine clock is 10 MHz, the internal clock is used, and the baud rate is set to 19200 bps:

Reload value:

$$v = (\frac{10 \times 10^6}{19200}) -1 = 519.83... \approx 520$$

Thus, the actual baud rate can be calculated as shown below.

$$b = \frac{MCLK}{(v+1)} = \frac{10 \times 10^6}{521} = 19193.8579$$

Note:

The reload counter stops if the reload value is set to "0". Therefore, set the smallest reload value to "1".

For transmission/reception in asynchronous mode, since five times of oversampling have to be done before the reception value is determined, the reload value must be set to at least "4".

## ■ Reload Value and Baud Rate of Each Clock Speed

Table 14.5-1 shows the reload value and baud rate of each clock speed.

Table 14.5-1 Reload Value and Baud Rate

	8 MH	z (MCLK)	10 MH	Iz (MCLK)	16 MH	Iz (MCLK)	16.25 M	Hz (MCLK)
Baud rate	Reload value	Frequency deviation						
2M	-	_	4	0	7	0	_	-
1M	7	0	9	0	15	0	-	-
500000	15	0	19	0	31	0	-	-
400800	_	_	-	_	_	-	-	_
250000	31	0	39	0	63	0	64	0
230400	_	-	-	_	68	- 0.64	-	_
153600	51	- 0.16	64	- 0.16	103	- 0.16	105	0.19
125000	63	0	79	0	127	0	129	0
115200	68	- 0.64	86	0.22	138	0.08	140	- 0.04
76800	103	0.16	129	0.16	207	- 0.16	211	0.19
57600	138	0.08	173	0.22	277	0.08	281	- 0.04
38400	207	0.16	259	0.16	416	0.08	422	- 0,04
28800	277	0.08	346	- 0.06	555	0.08	563	- 0.04
19200	416	0.08	520	0.03	832	- 0.04	845	- 0.04
10417	767	< 0.01	959	< 0.01	1535	< 0.01	1559	< 0.01
9600	832	- 0.04	1041	0.03	1666	0.02	1692	0.02
7200	1110	< 0.01	1388	< 0.01	2221	< 0.01	2256	< 0.01
4800	1666	0.02	2082	- 0.02	3332	< 0.01	3384	< 0.01
2400	3332	< 0.01	4166	< 0.01	6666	< 0.01	6770	< 0.01
1200	6666	< 0.01	8334	< 0.01	13332	< 0.01	13541	< 0.01
600	13332	< 0.01	16666	< 0.01	26666	< 0.01	27082	< 0.01
300	26666	< 0.01	_	-	53332	< 0.01	54166	< 0.01

The unit of frequency deviation is %. MCLK represents machine clock.

## External Clock

The external clock is selected by writing "1" to the EXT bit in the LIN-UART serial mode register (SMR). In the baud rate generator, the external clock can be used in the same way as the internal clock.

When slave operation is used in operating mode 2 (synchronous), select the one-to-one external clock input mode (SMR:OTO = 1). In this mode, the external clock input to SCK is input directly to the LIN-UART serial clock.


#### Note:

The external clock signal is synchronized with the internal clock (MCLK: machine clock) in the LIN-UART. Therefore, if the external clock becomes not divisible because its cycle is faster than half the cycle of the internal clock, the external clock signal becomes unstable. For the value of the SCK clock, refer to the data sheet of this microcontroller.

## ■ Operation of Dedicated Baud Rate Generator (Reload Counter)

Figure 14.5-2 shows the operation of two reload counters using a reload value "832" as an example.





Note:

The falling edge of the serial clock signal is generated after the reload value divided by 2 [(V+1)/2] is counted.

# 14.5.2 Reload Counter

This block is a 15-bit reload counter functioning as a dedicated baud rate generator. It generates the transmit/receive clock from the external clock or internal clock.

The count value in the transmit reload counter can be read from the LIN-UART baud rate generator registers 1, 0 (BGR1 and BGR0).

#### ■ Functions of Reload Counter

There are two types of reload counter, the transmit reload counter and the receive reload counter. The reload counter functions as a dedicated baud rate generator. It consists of a 15-bit register for a reload value and generates the transmit/receive clock from the external clock or internal clock. The count value in the transmit reload counter can be read from the LIN-UART baud rate generator registers 1, 0 (BGR1 and BGR0).

#### • Start of counting

Writing a reload value to the LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0) causes the reload counter to start counting.

Restart

The reload counter restarts under the following conditions.

For both transmit/receive reload counters

- LIN-UART programmable reset (SMR:UPCL bit)
- Programmable restart (SMR:REST bit)

For the receive reload counter

- Detection of a start bit falling edge in asynchronous mode
- Simple timer function

If the REST bit in LIN-UART serial mode register (SMR) is set to "1", the two reload counters restart at the next clock cycle.

This function enables the transmit reload counter to be used as a simple timer.

Figure 14.5-3 shows an example of using this function (when the reload value is 100).




Figure 14.5-3 Example of Using a Simple Timer by Restarting the Reload Timer

The number of machine clock cycles "cyc" after the restart in this example is obtained by the following equation.

cyc = v - c + 1 = 100 - 90 + 1 = 11

v: Reload value, c: Reload counter value

Note:

The transmit reload counter restarts also when the LIN-UART is reset by writing "1" to the SMR:UPCL bit.

Automatic restart (receive reload counter only)

The receive reload counter restarts when the start bit falling edge is detected in asynchronous mode. This automatic restart function is to synchronize the receive shift register with the received data.

Clear counter

When a reset occurs, the reload values in the LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0) and the reload counter are cleared to "0x00", and the reload counter stops.

Although the counter value is temporarily cleared to "0x00" by the LIN-UART reset (writing "1" to SMR:UPCL), the reload counter restarts since the reload value is kept.

If the restart setting is used (writing "1" to SMR:REST), the reload counter restarts without the counter value being cleared to "0x00".

# 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example

The LIN-UART performs bi-directional serial communication in operating mode 0/2, master/slave communication in operating mode 1, LIN master/slave communication in operating mode 3.

## Operations of LIN-UART

• Operating mode

The LIN-UART has four operating modes (0 to 3), providing different connection methods between CPUs and different data transfer methods as shown in Table 14.6-1.

Table 14.6-1 LIN-UART Operating Modes

	Operating mode	Data	ength	Synchronous	Stop bit length	Data bit format	
	Operating mode	No parity	With parity	method	Stop bit length		
0	Normal mode	7 bits o	r 8 bits	Asynchronous	1 hit 2 hit-		
1	Multiprocessor mode	7 bits or 8 bits $+1^*$	-	Asynchronous	1 bit or 2 bits	LSB first MSB first	
2	Normal mode	8 t	pits	Synchronous	None, 1 bit, 2 bits		
3	LIN mode	8 bits	-	Asynchronous	1 bit	LSB first	

- : Unavailable

\*: "+1" is the address/data select bit (AD) used for communication control in multiprocessor mode.

The MD0 and MD1 bits in the LIN-UART serial mode register (SMR) are used to select the following LIN-UART operating modes.

#### Table 14.6-2 LIN-UART Operating Modes

MD1	MD0	Mode	Туре
0	0	0	Asynchronous (Normal mode)
0	1	1	Asynchronous (Multiprocessor mode)
1	0	2	Synchronous (Normal mode)
1	1	3	Asynchronous (LIN mode)

Notes:

- In operating mode 1, a system connecting to a master/slave supports both master operations and slave operations.
- In operating mode 3, the communication format is fixed at "8-bit data, no parity bit, one stop bit, LSB-first".
- If the operating mode is changed, all transmission operations and reception operations are canceled, and the LIN-UART waits for the next transmission/reception.

The external clock one-to-one connection (normal mode) and the master/slave connection (multiprocessor mode) can be selected as an inter-CPU connection method. In either method, CPUs must use the same data length, parity setting, synchronization type, etc. Select their operating modes as follows.

- One-to-one connection: Both CPUs must use the either operating mode 0 or operating mode 2. Select the operating mode 0 for asynchronous method or the operating mode 2 for synchronous method. In addition, in operating mode 2, set one CPU as the transmission side of serial clock and the other as the reception side of serial clock.
- Master/slave connection: Select operating mode 1. Use the CPU as a master/slave system.

#### Asynchronous/Synchronous Method

As for the asynchronous method, the receive clock is synchronized with the receive start bit falling edge. As for the synchronous method, the receive clock can be synchronized with the clock signal of the serial clock transmission side, or with the clock signal of the LIN-UART operating as the transmission side.

#### Signaling

NRZ (Non Return to Zero).

#### Enable Transmission/Reception

The LIN-UART uses the SCR:TXE bit and the SCR:RXE bit to control transmission and reception, respectively. Execute the following operations to disable transmission or reception.

- To disable reception while it is in progress: wait until reception ends, read the receive data register (RDR), then disable reception.
- To disable transmission while it is in progress: wait until transmission ends, then disable transmission.

#### Setting Procedure Example

Below is an example of procedure for setting the LIN-UART.

- Initial settings
  - 1. Set the port input. (DDR)
  - 2. Set the interrupt level. (ILR\*)
  - 3. Set the data format and enable transmission/reception. (SCR)
  - 4. Select the operating mode and the baud rate, and enable pin output. (SMR)
  - 5. Set the baud rate generators 1, 0. (BGR1,BGR0)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

# 14.6.1 Operations in Asynchronous Mode (Operating Mode 0, 1)

When the LIN-UART is used in operating mode 0 (normal mode) or operating mode 1 (multiprocessor mode), the transfer method is asynchronous transfer.

## Operations in Asynchronous Mode

#### • Transmit/receive data format

Transmit/receive data always begins with a start bit ("L" level), followed by a specified data bits length, and ends with at least one stop bit ("H" level).

The bit transfer direction (LSB-first or MSB-first) is determined by the BDS bit in the LIN-UART serial status register (SSR). When the parity bit is used, it is always placed between the last data bit and the first stop bit.

In operating mode 0, the data length can be 7 bits or 8 bits. The use of the parity can be selected. The stop bit length can also be selected from one and two.

In operating mode 1, the data length can be 7 bits or 8 bits. No parity is added while an address/data bit is added. The stop bit length can be selected from one and two.

Below is the equation for the bit length of a transmit/receive frame.

Length = 1 + d + p + s

(d = Number of data bits [7 or 8], p = parity [0 or 1],

s = Number of stop bits [1 or 2])

Figure 14.6-1 shows the transmit/receive data format in asynchronous mode (operating mode 0, 1).




Figure 14.6-1 Transmit/Receive Data Format (Operating Mode 0, 1)

Note:

When the BDS bit in the LIN-UART serial status register (SSR) is set to "1" (MSB-first), the bits are processed in the following order: D7, D6, ... D1, D0 (P).

#### Transmission

If the transmit data register empty flag bit (TDRE) in the LIN-UART serial status register (SSR) is "1", transmit data can be written to the LIN-UART transmit data register (TDR). Writing data sets the TDRE bit to "0". If transmission has been enabled (SCR:TXE = 1) when the TDRE bit is set to "0", the data written to TDR is written to the transmit shift register, and, in the next serial clock cycle, the transmission of the data is started from the start bit.

With the transmit interrupt having been enabled (TIE = 1), if transmit data is transferred from the LIN-UART transmit data register (TDR) to the transmit shift register, the TDRE bit is set to "1" and an interrupt is generated.

When the data length is set to 7 bits (CL = 0), bit7 in the TDR register becomes an unused bit regardless of the transfer direction select bit (BDS) setting (LSB-first or MSB-first).

#### Note:

Since the initial value of the transmit data register empty flag bit (SSR:TDRE) is "1", an interrupt is generated immediately when the transmit interrupt is enabled (SSR:TIE = 1).

#### Reception

The reception is performed when reception is enabled (SCR:RXE = 1). When a start bit is detected, one frame data is received according to the data format defined in the LIN-UART serial control register (SCR). If an error occurs, an error flag (SSR:PE, ORE, FRE) is set. After the reception of one frame data ends, the received data is transferred from the receive shift register to the LIN-UART receive data register (RDR), and the receive data register full flag bit (SSR:RDRF) is set to "1". If the reception interrupt request has already been enabled (SSR:RIE = 1) at that time, a reception interrupt request is output.

To read the received data, first check the error flag status to ensure that reception has been executed normally, then read the data from the LIN-UART receive data register (RDR) if the reception is normal. If a reception error has occurred, perform error processing.

When the received data is read, the receive data register full flag bit (SSR:RDRF) is cleared.

When the data length is set to 7 bits (CL = 0), bit7 in the TDR register becomes an unused bit regardless of the transfer direction select bit (BDS) setting (LSB-first or MSB-first).

#### Note:

Data in the LIN-UART receive data register (RDR) becomes valid, provided that the receive data register full flag bit (SSR:RDRF) is set to "1" and no error has occurred (SSR:PE, ORE, FRE = 0).

#### Input clock

Use the internal clock or the external clock. For the baud rate, select the baud rate generator (SMR:EXT = 0 or 1, OTO = 0).

### CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example

# **MB95630H Series**

• Stop bit and reception bus idle flag

For transmission, the number of stop bits can be selected from one and two. If two stop bits are selected, both stop bits are detected during reception.

When the first stop bit is detected, the receive data register full flag bit (SSR:RDRF) is set to "1". When no start bit is detected afterward, the receive bus idle flag bit (ECCR:RBI) is set to "1", indicating that no reception is executed.

#### • Error detection

In operating mode 0, the parity error, the overrun error and the frame error can be detected.

In operating mode 1, the overrun error and the frame error can be detected. However, the parity error cannot be detected.

Parity

The addition (at transmission) of and the detection (during reception) of a parity bit can be set.

The parity enable bit (SCR:PEN) is used to select whether or not to use a parity; the parity select bit (SCR:P) is used to select the odd/even parity.

In operating mode 1, the parity cannot be used.




Figure 14.6-2 Transmission Data when Parity is Enabled

Data signaling

NRZ data format.

• Data bit transfer method

The data bit transfer method can be LSB-first transfer or MSB-first transfer.

# 14.6.2 Operations in Synchronous Mode (Operating Mode 2)

When the LIN-UART is used in operating mode 2 (normal mode), the transfer method is clock-synchronous transfer.


## ■ Operations in Synchronous Mode (Operating Mode 2)

• Transmit/receive data format

In synchronous mode, 8-bit data is transmitted and received; the addition of the start bit and of the stop bit can be selected (ECCR:SSM). When the start/stop bits are added to the data format (ECCR:SSM = 1), the addition of the parity bit can also be selected (SCR:PEN).

Figure 14.6-3 shows the data format in synchronous mode (operating mode 2).


#### Figure 14.6-3 Transmit/Receive Data Format (Operating Mode 2)



• Clock inversion function

When the SCES bit in the LIN-UART extended status control register (ESCR) is "1", the serial clock is inverted. In the case of serial clock reception side is selected, the LIN-UART samples data at the falling edge of the received serial clock. In the case of serial clock transmission side is selected, the mark level is set to "0" when the SCES bit is "1".

#### Figure 14.6-4 Transmission Data Format During Clock Inverted



• Start/stop bits

When the SSM bit in the LIN-UART extended communication control register (ECCR) is "1", the start and stop bits are added to the data format as they are in asynchronous mode.

Clock supply

In clock synchronous mode (normal), the number of transmit/receive data bits must be equal to the number of clock cycles. When the start/stop bits are enabled, the number of clock cycles must be equal to the sum of the transmit/receive data bits and the added start/stop bits.

With the serial clock transmission side having been selected (ECCR:MS = 0), when the serial clock output is enabled (SMR:SCKE = 1), a synchronous clock is automatically output during transmission/reception. When the serial clock reception side (ECCR:MS = 1) is selected or the serial clock output is disabled (SMR:SCKE = 0), clock cycles equal to the number of transmit/ receive data bits must be supplied from an external clock pin.

The clock signal must be kept at the mark level ("H") if serial data is not related to transmission/reception.

• Clock delay

When the SCDE bit in the ECCR is set to "1", a delayed transmit clock is output as shown in Figure 14.6-5. This function is required when the device on the reception side samples data at the rising edge or falling edge of the serial clock.




Figure 14.6-5 Transmit Clock Delay (SCDE = 1)


Clock inversion

When the SCES bit in the LIN-UART extended status register (ESCR) is "1", the LIN-UART clock is inverted, and receive data is sampled at the falling edge of the LIN-UART clock. At that time, the value of the serial data must become valid at the edge of the LIN-UART clock.

• Continuous clock supply

When the CCO bit in the ESCR register is "1", the serial clock output from the SCK pin is continuously supplied on the serial clock transmission side. In this case, add the start bit and the stop bit to the data format (SSM = 1) in order to identify the beginning and end of the data frame. Figure 14.6-6 shows the operation of continuous clock supply (operating mode 2).

#### Figure 14.6-6 Continuous Clock Supply (Operating Mode 2)



#### Error detection

When the start bit and the stop bit are disabled (ECCR:SSM = 0), only overrun errors are to be detected.

#### Communication settings for synchronous mode

To perform communications in synchronous mode, the following settings are required.

- LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0) Set the dedicated baud rate reload counter to a required value.
- LIN-UART serial mode register (SMR)
  - MD[1:0]: "0b10" (Operating mode 2)
  - SCKE : "1"- Uses the dedicated baud rate reload counter
    - : "0"- Inputs an external clock
  - SOE : "1"- Enables transmission/reception
    - : "0"- Enables only reception
- LIN-UART serial control register (SCR)
  - RXE, TXE: Set either bit to "1".
  - AD : Since the address/data format selection function is not used, the value of this bit has no effect on operation.
  - CL : Since the bit length is automatically set to 8 bits, the value of this bit has no effect on operation.
  - CRE: "1": Clears the error flag in the SSR register.
  - For SSM = 0:

PEN, P, SBL: Since neither the parity bit nor the stop bit is used, the values of these three bits have no effect on operation.

- For SSM = 1:

Ρ

PEN : "1": Adds/detects parity bit, "0": Not use parity bit

- : "1": Even parity, "0": Odd parity
- SBL : "1": Stop bit length 2, "0": Stop bit length 1

#### CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example

# **MB95630H Series**

• LIN-UART serial status register (SSR)

BDS: "0"-LSB-first,

"1"- MSB-first

 $RIE \ : "1"-Enables \ receive \ interrupts, \ "0"-Disables \ receive \ interrupts$ 

TIE : "1"- Enables transmit interrupts, "0"- Disables transmit interrupts

LIN-UART extended communication control register (ECCR)

SSM: "0"- Not use start/stop bits (normal),

"1"- Uses start/stop bits (extended function),

MS : "0"- Serial clock transmission side (serial clock output),

"1"– Serial clock reception side (inputs serial clock from the device on the serial clock transmission side)

#### Note:

To start communication, write data to the LIN-UART transmit data register (TDR).

To receive data only, disable the serial output (SMR:SOE = 0), and then write dummy data to the TDR register.

Enabling continuous clock output and the start/stop bits enables bi-directional communication as that in asynchronous mode.

In operating mode 3, the LIN-UART works as the LIN master and the LIN slave. In operating mode 3, the communication format is set to 8-bit data, no parity, stop bit 1, LSB first.

## ■ Asynchronous LIN Mode Operation

Operation as LIN master

In LIN mode, the master determines the baud rate for the entire bus, and the slave synchronizes with the master.

Writing "1" to the LBR bit in the LIN-UART extended communication control register (ECCR) outputs 13 bits to 16 bits at the "L" level from the SOT pin. These bits are the LIN synch break indicating the beginning of a LIN message.

The TDRE bit in the LIN-UART serial status register (SSR) is then set to "0". After the LIN synch break, the TDRE bit is set to "1" (initial value). If the TIE bit in SSR is "1" at this time, a transmit interrupt is output.

The length of the LIN synch break transmitted is set by the LBL0/LBL1 bits in ESCR as shown in the following table.

LBL0	LBL1	Synch break length
0	0	13 bits
1	0	14 bits
0	1	15 bits
1	1	16 bits

Table 14.6-3 LIN Synch Break Length

A LIN synch field is transmitted as byte data 0x55 following a LIN synch break. To prevent the generation of a transmit interrupt, 0x55 can be written to the TDR after the LBR bit in ECCR is set to "1" even if the TDRE bit is "0".

#### • Operation as LIN slave

In LIN slave mode, the LIN-UART must synchronize with the baud rate of the master. The LIN-UART generates a receive interrupt when LIN break interrupt is enabled (LBIE = 1) even though reception has been disabled (RXE = 0). The LBD bit in ESCR is set to "1" as a receive interrupt is generated.

Writing "0" to the LBD bit clears the receive interrupt request flag.

The calculation of baud rate is illustrated below using the operation of the LIN-UART as an example. When the LIN-UART detects the first falling edge of the synch field, set the internal signal to be input to the 8/16-bit composite timer to "H", and then start the 8/16-bit composite timer. The internal signal becomes "L" at the fifth falling edge. The 8/16-bit composite timer must be set to the input capture mode. In addition, the 8/16-bit composite timer interrupt must be enabled and the 8/16-bit composite timer must be set to detect both edges. The time at which the input signal input to the 8/16-bit composite timer is eight times the baud rate.

#### CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example

## **MB95630H Series**

Find the baud rate setting with the following equations.

When the counter of the 8/16-bit composite timer does not overflow

$$: BGR value = (b - a) / 8 - 1$$

When the counter of the 8/16-bit composite timer has overflowed

$$: BGR value = (max + b - a) / 8 - 1$$

max: Maximum value of free-run timer

a: TIIO data register value after the first interrupt

b: TII0 data register value after the second interrupt

Note:

If the BGR value newly calculated based on the synch field in LIN slave mode as explained above has an error of  $\pm 15\%$  or more, do not set the baud rate.

For the operations of the input capture function of the 8/16-bit composite timer, see "11.12 Operation of Input Capture Function".

LIN synch break detection interrupt and flag

The LIN break detection (LBD) flag in ESCR is set to "1" when the LIN synch break is detected in slave mode. When the LIN break interrupt is enabled (LBIE = 1), an interrupt is generated.




Figure 14.6-7 Timing of LIN Synch Break Detection and Flag Set


The above diagram shows the timing of the LIN synch break detection and flag.

Since the data framing error (FRE) flag bit in SSR generates a receive interrupt two bits earlier than a LIN break interrupt (if the following communication format is used: 8-bit data, no parity, one stop bit.), set the RXE to "0" when using the LIN break.

The LIN synch break detection functions only in operating mode 3.

Figure 14.6-8 shows the LIN-UART operation in LIN slave mode.

CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example



• LIN bus timing




Figure 14.6-9 LIN Bus Timing and LIN-UART Signals

## The transmit pin (SOT) and the receive pin (SIN) can be accessed directly.

## ■ LIN-UART Pin Direct Access

The LIN-UART allows the programmer to directly access the serial I/O pins.

The status of the serial input pin (SIN) can be read by using the serial I/O pin direct access bit (ESCR:SIOP).

To freely set the value of the serial output pin (SOT), enable the direct write access to the serial output pin (SOT) (ESCR:SOPE = 1), write "0" or "1" to the serial I/O pin direct access bit (ESCR:SIOP), and then enable serial output (SMR:SOE = 1).

In LIN mode, this feature is used for reading transmitted data and for error handling when there is a physical LIN bus line signal error.

#### Note:

Direct access is allowed only when transmission is not in progress (the transmit shift register is empty).

Before enabling transmission (SMR:SOE = 1), write a value to the serial output pin direct access bit (ESCR:SIOP). This prevents a signal of an unexpected level from being output since the SIOP bit holds a previous value.

While the value of the SIN pin is read by normal read, the value of the SOT pin is read from the SIOP bit by the read-modify-write (RMW) type of instruction.

# 14.6.5 Bidirectional Communication Function (Normal Mode)

Normal serial bidirectional communication can be performed in operating mode 0 or 2. Asynchronous mode can be selected in operating mode 0 and synchronous mode in operating mode 2.

# Bidirectional Communication Function


To operate the LIN-UART in normal mode (operating mode 0 or 2), the settings shown in Figure 14.6-10 are required.


- I igu				inge i			- <b>-</b> P	oram	.9					neae	-	
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SCR, SMR	PEN	Р	SBL	CL	AD	CRE	RXE	TXE	MD1	MD0	OTO	EXT	REST	UPCL	SCKE	SOE
Mode 0 $\rightarrow$	0	0	0	0	×	0	0	0	0	0	0	0	0	0	0	0
Mode 2 $\rightarrow$				+	×	0	$\odot$	0	1	0	$\odot$	0	0	0	0	0
SSR,	PE	ORE	FRE		TDRE	BDS	RIE	TIE		Set co	onvers	ion da	ita (du	ring w	riting)	
RDR/TDR	ΓĽ		FNE	חטחר	IDRE	603			ŀ	Retain	recep	tion da	ata (du	ring re	ading	)
Mode 0 $\rightarrow$	0	0	0	0	0	0	0	0								
Mode 2 $\rightarrow$		0		0	0	0	0	0								
ESCR, ECCR	LBIE	LBD	LBL1	LBL0	SOPE	SIOP	CCO	SCES	Reserved	LBR	MS	SCDE	SSM	Reserved	RBI	TBI
Mode 0 $\rightarrow$	×	×	×	×	0	0	0	0	0	0	×	×	×	0	0	0
Mode 2 $\rightarrow$	×	×	×	×	0	0		0	0	×	$\odot$	0	0	0		
⊚ : Bit to be us	sed															
× : Unused bit																
1 : Set to "1"																
0 : Set to "0"																
: Used wher	n SSM	= 1 (\$	Synchi	ronous	s star/s	stop bit	t mode	e)								
+ : Bit correctl	y set a	autom	atically	/												

## Figure 14.6-10 Settings of LIN-UART Operating Mode 0 and Operating Mode 2

• Inter-CPU connection

When using bidirectional communication, connect two CPUs as shown in Figure 14.6-11.







## CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example

# **MB95630H Series**

• Communication procedure example

The communication starts from the transmit side at any time after transmit data is ready. The receive side returns ANS (per one byte in this example) regularly after receiving transmit data. Figure 14.6-12 is an example of bidirectional communication flow chart.






# 14.6.6 Master/Slave Mode Communication Function (Multiprocessor Mode)

Operating mode 1 allows communication among multiple CPUs connected in master/slave mode. The LIN-UART can be used as a master or a slave.

# Master/Slave Mode Communication Function

To operate the LIN-UART in multiprocessor mode (operating mode 1), the settings shown in Figure 14.6-13 are required.




#### Figure 14.6-13 Settings of LIN-UART Operating Mode 1

## • Inter-CPU connection

For master/slave mode communication, a communication system consists of two common communication lines connecting between one master CPU and multiple slave CPUs as shown in Figure 14.6-14. The LIN-UART can be used as a master or a slave.





## Function selection

In master/slave mode communication, select the operating mode and the data transfer method as shown in Figure 14.6-14.

	Operatir	ng mode	Data	Parity	Synchronous	Stop bit	Bit direction
	Master CPU	Slave CPU	Dala	1 anty	method	Stop bit	Dit difection
Address transmission/ reception Data transmission/ reception	Operating mode 1 (Transmit/ receive AD bit)	Operating mode 1 (Transmit/ receive AD bit)	AD = 1 + 7-bit or 8-bit address AD = 0 + 7-bit or 8-bit data	None	Asynchronous	1 bit or 2 bits	LSB first or MSB first


Table 14.6-4	Selection of	Master/Slave Mode	<b>Communication Functions</b>
--------------	--------------	-------------------	--------------------------------

## • Communication procedure

Master/slave mode communication starts as the master CPU transmits address data. The address data, which is the data chosen when the AD bit is set to "1", determines the slave CPU that is to be the destination of the communication. A slave CPU uses a program to check address data, and communicates with the master CPU when the address data matches the address assigned to that slave CPU.

Figure 14.6-15 is a flow chart showing master/slave mode communication (multiprocessor mode).

CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example




# 14.6.7 LIN Communication Function

# In LIN-UART communication, a LIN device can be used in a LIN master system or a LIN slave system.

## ■ LIN Master/Slave Mode Communication Function

Figure 14.6-16 shows the required settings for the LIN communication mode (operating mode 3) of the LIN-UART.




## Figure 14.6-16 Settings of LIN-UART Operating Mode 3 (LIN)

## • LIN device connection

Figure 14.6-17 shows an example of communication in a LIN bus system.

The LIN-UART can operate as a LIN master or a LIN slave.


## Figure 14.6-17 Example of LIN Bus System Communication



# 14.6.8 Examples of LIN-UART LIN Communication Flow Chart (Operating Mode 3)

This section shows examples of LIN-UART LIN communication flow charts.

# ■ LIN Master Device




MN702-00009-1v0-E

#### CHAPTER 14 LIN-UART 14.6 Operations of LIN-UART and LIN-UART Setting Procedure Example LIN Slave Device

# **MB95630H Series**





# 14.7 Registers

# This section describes the registers of the LIN-UART.

## Table 14.7-1 List of LIN-UART Registers

Register abbreviation	Register name	Reference
SCR	LIN-UART serial control register	14.7.1
SMR	LIN-UART serial mode register	14.7.2
SSR	LIN-UART serial status register	14.7.3
RDR	LIN-UART receive data register	14.7.4
TDR	LIN-UART transmit data register	14.7.4
ESCR	LIN-UART extended status control register	14.7.5
ECCR	LIN-UART extended communication control register	14.7.6
BGR1	LIN-UART baud rate generator register 1	14.7.7
BGR0	LIN-UART baud rate generator register 0	14.7.7

# 14.7.1 LIN-UART Serial Control Register (SCR)

The LIN-UART serial control register (SCR) is used to set parity, select the stop bit length and data length, select the frame data format in operating mode 1, clear the receive error flag, and enable/disable transmission/reception.

# Register Configuration

bit	7	6	5	4	3	2	1	0
Field	PEN	Р	SBL	CL	AD	CRE	RXE	TXE
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7] PEN: Parity enable bit

This bit specifies whether or not to add (at transmission) and detect (at reception) a parity bit.

bit7	Details
Writing "0"	Disables parity.
Writing "1"	Enables parity.

Note: The parity bit is added only in operating mode 0, or in operating mode 2 in which the start/stop bits are to be added to the synchronous data format (ECCR:SSM = 1). This bit is fixed at "0" in operating mode 3 (LIN).

[bit6] P: Parity select bit

With the parity bit having been enabled (SCR:PEN = 1), setting this bit to "1" selects the odd parity and setting this bit to "0" selects the even parity.

bit6	Details
Writing ''0''	Even parity
Writing "1"	Odd parity

[bit5] SBL: Stop bit length select bit

This bit sets the bit length of the stop bit (frame end mark in transmit data) in operating mode 0, 1 (asynchronous) or in operating mode 2 (synchronous) in which the start/stop bits are to be added to the synchronous data format (ECCR:SSM = 1).

This bit is fixed at "0" in operating mode 3 (LIN).

bit5	Details
Writing ''0''	1 bit
Writing "1"	2 bits

Note: At reception, only a framing error for the bit length of the stop bit is always detected.

#### [bit4] CL: Data length select bit

This bit specifies the data length to be transmitted and received. This bit is fixed at "1" in operating mode 2 and operating mode 3.

bit4	Details
Writing ''0''	7 bits
Writing "1"	8 bits

[bit3] AD: Address/data format select bit

This bit specifies the data format for the frame to be transmitted and received in multiprocessor mode (operating mode 1). Write a value to this bit in master mode; read this bit in slave mode. The operation in master mode is as follows.

The value for the last received data format is read.

bit3	Details			
Writing ''0''	ets the data frame as the data format.			
Writing "1"	Sets the address data frame as the data format.			

Note: See "14.8 Notes on Using LIN-UART" for the usage of this bit.

#### [bit2] CRE: Receive error flag clear bit

This bit clears the FRE, ORE, and PE flags in serial status register (SSR).

bit2	Details
Read access	The read value is always "0".
Writing ''0''	Has no effect on operation.
Writing "1"	Clears the receive error flags (SSR:FRE, ORE, PE).

#### [bit1] RXE: Receive operation enable bit

This bits enables or disables the receive operation of the LIN-UART.

The LIN synch break detection in operating mode 3 is not affected by the setting of this bit.

bit1	Details
Writing "0"	Disables data frame reception.
Writing "1"	Enables data frame reception.

Note: When data frame reception is disabled (RXE = 0) while it is in progress, the reception halts immediately. In this case, the integrity of data is not guaranteed.

#### [bit0] TXE: Transmit operation enable bit

This bits enables or disables the transmit operation of the LIN-UART.

bit0	Details			
Writing ''0''	Disables data frame transmission.			
Writing "1"	Enables data frame transmission.			

Note: When data frame transmission is disabled (TXE = 0) while it is in progress, the transmission halts immediately. In this case, the integrity of data is not guaranteed.

# 14.7.2 LIN-UART Serial Mode Register (SMR)

The LIN-UART serial mode register (SMR) is used to select the operating mode, specify the baud rate clock, and enable/disable output to the serial data and clock pins.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	MD1	MD0	OTO	EXT	REST	UPCL	SCKE	SOE
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7:6] MD[1:0]: Operating mode select bits These bits select the operating mode.

bit7:6	Operating mode	Details
Writing ''00''	0	Asynchronous (Normal mode)
Writing ''01''	1	Asynchronous (Multiprocessor mode)
Writing "10"	2	Synchronous (Normal mode)
Writing "11"	3	Asynchronous (LIN mode)

Note: When the mode is changed during communication, exchanging on the LIN-UART is suspended and the LIN-UART waits for the start of the next communication.

[bit5] OTO: One-to-one external clock input enable bit

This bit enables using the external clock directly as the LIN-UART serial clock.

In operating mode 2 (asynchronous), the external clock is used when the reception side of the serial clock is selected (ECCR:MS = 1).

When the EXT bit in the SMR register is "0", the OTO bit is fixed at "0".

bit5	Details				
Writing ''0''	The baud rate generator (reload counter) is used as the LIN-UART serial clock.				
Writing "1"	The external clock is used directly as the LIN-UART serial clock.				

[bit4] EXT: External serial clock source select bit

This bit selects the clock input.

bit4	Details			
Writing ''0''	elects the clock of the baud rate generator (reload counter).			
Writing "1"	elects the external serial clock source.			

#### [bit3] REST: Reload counter restart bit This bit restarts the reload counter.

 bit3
 Details

 Read access
 The read value is always "0".

 Writing "0"
 Has no effect on operation.

 Writing "1"
 Restarts the reload counter.

#### [bit2] UPCL: LIN-UART programmable clear bit (LIN-UART software reset)

This bit resets the LIN-UART.

Writing "0" to this bit has no effect on operation.

Writing "1" to this bit resets the LIN-UART immediately (LIN-UART software reset). However, the register settings are maintained. Upon the reset, transmission and reception are suspended, and all of the transmit/ receive interrupt sources (TDRE, RDRF, LBD, PE, ORE, FRE) are cleared.

Reset the LIN-UART after disabling the interrupt and transmission.

In addition, after the LIN-UART is reset, the receive data register is cleared (RDR = 0x00), and the reload counter is restarted.

bit2	Details			
Read access	The read value is always "0".			
Writing ''0''	Has no effect on operation.			
Writing "1"	Resets the LIN-UART.			

[bit1] SCKE: LIN-UART serial clock output enable bit

This bit controls the I/O port of the LIN-UART serial clock.

Writing "0" to this bit makes the SCK pin function as a general-purpose I/O port or a LIN-UART serial clock input pin.

Writing "1" to this bit makes the SCK pin function as a LIN-UART serial clock output pin and output the clock in operating mode 2 (synchronous).

When set as a serial clock output pin (SCKE = 1), the SCK pin functions as a LIN-UART serial clock output pin regardless of the state of the general-purpose I/O port sharing the same pin with SCK.

bit1	Details
Writing ''0''	Makes the SCK pin function as a general-purpose I/O port or a LIN-UART serial clock input pin.
Writing "1"	Makes the SCK pin function as a LIN-UART serial clock output pin.

Note: To use the SCK pin as a LIN-UART serial clock input pin (SCKE = 0), enable the use of the input port by setting the bit in the DDR register corresponding to the general-purpose I/O port sharing the same pin with SCK. In addition, select the external clock (EXT = 1) using the external serial clock source select bit.

[bit0] SOE: LIN-UART serial data output enable bit

This bit enables or disables outputting LIN-UART serial data.

When set as a serial data output pin (SOE = 1), the SOT pin functions as a serial data output pin (SOT) regardless of the state of the general-purpose I/O port sharing the same pin with SOT.

bit0	Details				
Writing ''0''	lakes the SOT pin function as a general-purpose I/O port.				
Writing "1"	Aakes the SOT pin function as the LIN-UART serial data output pin.				

# 14.7.3 LIN-UART Serial Status Register (SSR)

The LIN-UART serial status register (SSR) is used to check the status of transmission, reception and error, and to enable and disable interrupts.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE
Attribute	R	R	R	R	R	R/W	R/W	R/W
Initial value	0	0	0	0	1	0	0	0

# Register Functions

[bit7] PE: Parity error flag bit

This flag bit detects the parity error in received data.

This bit is set to "1" when a parity error occurs during reception, and cleared by writing "1" to the CRE bit in the LIN-UART serial control register (SCR).

When both the PE bit and the RIE bit are "1", a receive interrupt request is output.

When this flag is set, the data in the receive data register (RDR) is invalid.

bit7	Details				
Reading "0"	ndicates that no parity error has been detected.				
Reading "1"	Indicates that a parity error has been detected.				

## [bit6] ORE: Overrun error flag bit

This flag bit detects the overrun error in received data.

This bit is set to "1" when an overrun occurs during reception, and cleared by writing "1" to the CRE bit in the LIN-UART serial control register (SCR).

When both the ORE bit and the RIE bit are "1", a receive interrupt request is output.

When this flag is set, the data in the receive data register (RDR) is invalid.

bit6	Details				
Reading "0"	Indicates that no overrun error has been detected.				
Reading "1"	ndicates that an overrun error has been detected.				

## [bit5] FRE: Framing error flag bit

This flag bit detects the framing error in received data.

This bit is set to "1" when a framing error occurs during reception, and cleared by writing "1" to the CRE bit in the LIN-UART serial control register (SCR).

When both the FRE bit and the RIE bit are "1", a receive interrupt request is output.

When this flag is set, the data in the LIN-UART receive data register (RDR) is invalid.

bit5	Details				
Reading "0"	ndicates that no framing error has been detected.				
Reading "1"	Indicates that a framing error has been detected.				

#### [bit4] RDRF: Receive data register full flag bit

This flag bit shows the status of the LIN-UART receive data register (RDR).

This bit is set to "1" when received data is loaded into RDR, and cleared to "0" by reading the receive data register (RDR).

When both the RDRF bit and the RIE bit are "1", a receive interrupt request is output.

bit4	Details
Reading "0"	Indicates that there is no data in the receive data register (RDR).
Reading "1"	Indicates that there is data in the receive data register (RDR).

#### [bit3] TDRE: Transmit data register empty flag bit

This flag bit shows the status of the LIN-UART transmit data register (TDR).

This bit is set to "0" by writing the transmit data to TDR, and indicates that the TDR has valid data. When data is loaded into the transmit shift register and data transfer starts, this bit is set to "1", indicating that the TDR does not have valid data.

When both the TDRE bit and the TIE bit are "1", a transmit interrupt request is output.

When the TDRE bit is "1", setting the LBR bit in the LIN-UART extended communication control register (ECCR) to "1" changes the TDRE bit to "0". After the LIN synch break is generated, the TDRE bit returns to "1".

bit3	Details
Reading ''0''	Indicates that there is data in the transmit data register (TDR).
Reading "1"	Indicates that there is no data in the transmit data register (TDR).

Note: The initial value of the TDRE bit is "1".

#### [bit2] BDS: Transfer direction select bit

This bit specifies whether serial data transfer starts from the least significant bit (LSB-first, BDS = 0) or from the most significant bit (MSB-first, BDS = 1).

bit2	Details
Writing ''0''	Selects LSB-first. (Serial data transfer starts from the LSB.)
Writing "1"	Selects MSB-first. (Serial data transfer starts from the MSB.)

Note: When data is written to or read from the serial data register, the data on the upper side and that on the lower side are swapped. Therefore, if the BDS bit is modified after data is written to the RDR register, the data in the RDR register becomes invalid. In operating mode 3 (LIN), the BDS bit is fixed at "0".

#### [bit1] RIE: Receive interrupt request enable bit

This bit enables or disables the receive interrupt request output to the interrupt controller.

When both the RIE bit and the receive data flag bit (RDRF) are "1", or when one or more error flag bits (PE, ORE, FRE) is "1", a receive interrupt request is output.

bit1	Details
Writing ''0''	Disables the receive interrupt.
Writing "1"	Enables the receive interrupt.

#### [bit0] TIE: Transmit interrupt request enable bit

This bit enables or disables the transmit interrupt request output to the interrupt controller. When both the TIE bit and the TDRE bit are "1", a transmit interrupt request is output.

bit0	Details		
Writing "0"	isables the transmit interrupt.		
Writing "1"	Enables the transmit interrupt.		

# 14.7.4 LIN-UART Receive Data Register/LIN-UART Transmit Data Register (RDR/TDR)

The LIN-UART receive data register and the LIN-UART transmit data register are located at the same address. If read, they function as the receive data register; if written, they function as the transmit data register.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	D7	D6	D5	D4	D3	D2	D1	D0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

## Register Functions

	Details
Read access:	Reads data from the LIN-UART receive data register.
Write access:	Writes data to the LIN-UART transmit data register.

# ■ LIN-UART Receive Data Register (RDR)

The LIN-UART receive data register (RDR) is the data buffer register for serial data reception.

Serial input data signals transmitted to the serial input pin (SIN) are converted by the shift register, and the converted data is stored in the LIN-UART receive data register (RDR).

If the data length is 7 bits, the MSB (RDR:D7) is "0".

The receive data register full flag bit (SSR:RDRF) is set to "1" when received data is stored in the LIN-UART receive data register (RDR). If the receive interrupt has been enabled (SSR:RIE = 1), a receive interrupt request is made.

Read the LIN-UART receive data register (RDR) with the receive data register full flag bit (SSR:RDRF) being "1". The receive data register full flag bit (SSR:RDRF) is automatically cleared to "0" if the LIN-UART receive data register (RDR) is read. In addition, the receive interrupt is cleared when the receive interrupt has been enabled and no errors occur.

When a reception error occurs (any of SSR:PE, ORE, or FRE is "1"), the data in the LIN-UART receive data register (RDR) becomes invalid.

# ■ LIN-UART Transmit Data Register (TDR)

The LIN-UART transmit data register (TDR) is the data buffer register for serial data transmission.

If the data to be transmitted is written to the LIN-UART transmit data register (TDR) when transmission has been enabled (SCR:TXE = 1), the transmit data is transferred to the transmit shift register to convert to serial data, and the serial data is output from the serial data output pin (SOT).

If the data length is 7 bits, the data in the MSB (TDR:D7) is invalid.

The transmit data register empty flag bit (SSR:TDRE) is cleared to "0" when transmit data is written to the LIN-UART transmit data register (TDR).

The transmit data register empty flag bit (SSR:TDRE) is set to "1" after the data is transferred to the transmit shift register and data transmission starts.

If the transmit data register empty flag bit (SSR:TDRE) is "1", the next transmit data can be written to TDR. If the transmit interrupt has been enabled, a transmit interrupt is generated. Write the next transmit data to TDR after a transmit interrupt or when the transmit data register empty flag bit (SSR:TDRE) is "1".

Note:

The LIN-UART transmit data register is a write-only register; the receive data register is a read-only register. Since both registers are located at the same address, the write value and the read value are different. Thus, the read-modify-write (RMW) type of instruction, such as the INC instruction and the DEC instruction, cannot be used.

# 14.7.5 LIN-UART Extended Status Control Register (ESCR)

The LIN-UART extended status control register (ESCR) has the settings for enabling/disabling LIN synch break interrupt, LIN synch break length selection, LIN synch break detection, direct access to the SIN and SOT pins, continuous clock output in LIN-UART synchronous clock mode and sampling clock edge.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	LBIE	LBD	LBL1	LBL0	SOPE	SIOP	CCO	SCES
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	1	0	0

## Register Functions

[bit7] LBIE: LIN synch break detection interrupt enable bit

This bit enables or disables LIN synch break detection interrupts.

An interrupt is generated when the LIN synch break detection flag (LBD) is "1" and the interrupt is enabled (LBIE = 1).

This bit is fixed at "0" in operating mode 1 and operating mode 2.

bit7	Details	
Writing "0"	ables the LIN synch break detection interrupt.	
Writing "1"	ables the LIN synch break detection interrupt.	

[bit6] LBD: LIN synch break detection flag bit

This bit detects the LIN synch break.

This bit is set to "1" when a LIN synch break is detected in operating mode 3 (the serial input is "0" when bit width is 11 bits or more). If "0" is written to the LBD bit, the LBD bit and the interrupt are cleared. Although the bit always returns "1" if read by the read-modify-write (RMW) type of instruction, this does not indicate that a LIN synch break has been detected.

bit6	Details
Reading "0"	Indicates that no LIN synch break has been detected.
Writing "1"	Indicates that a LIN synch break has been detected.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

Note: To detect a LIN synch break, enable the LIN synch break detection interrupt (LBIE = 1), and then disable the reception (SCR:RXE = 0).

[bit5:4] LBL[1:0]: LIN synch break length select bits

These bits select the bit length for the LIN synch break generation time. The LIN synch break length for reception is always 11 bits.

bit5:4	Details
Writing ''00''	13 bits
Writing ''01''	14 bits
Writing "10"	15 bits
Writing "11"	16 bits

[bit3] SOPE: Serial output pin direct access enable bit\*

This bit enables or disables direct writing to the SOT pin.

Setting this bit to "1" when serial data output has been enabled (SMR:SOE = 1) enables direct writing to the SOT pin.

bit3	Details	
Writing ''0''	Disables serial output pin direct access.	
Writing "1"	Enables serial output pin direct access.	

[bit2] SIOP: Serial I.O pin direct access bit\*

This bit controls direct access to the serial I/O pin.

The SIOP bit always returns the value of the SIN pin if read by a normal read instruction.

If direct access to the serial output pin is enabled (SOPE = 1), the value written to this bit is reflected in the SOT pin.

bit2	Details				
Read access	Reads the value of the SIN pin.				
With the SOPE bit	With the SOPE bit set to "0":				
Writing "0"					
Writing "1"	Has no effect on operation.				
With the SOPE bit	With the SOPE bit set to "1":				
Writing "0"	Fixes the SOT pin at "0".				
Writing "1"	Fixes the SOT pin at "1".				

Note: When the bit manipulation instruction is used, the SIOP bit returns the bit value of the SOT pin in the read cycle.

## \*: Relationship between SOPE and SIOP

SOPE	SIOP	Write access to SIOP	Read access to SIOP		
0	K/W	It has no effect on operation. (However, the value written to the SIOP bit is held.)	It returns the value of the SIN pin.		
1	R/W	It writes "0" or "1" to the SOT pin.	It returns the value of the SIN pin.		
1	RMW	It reads the value of the SOT pin and writes "0" or "1" to the SOT pin.			

#### [bit1] CCO: Continuous clock output enable bit

This bit enables or disables continuous serial clock output from the SCK pin.

In operating mode 2 (synchronous) in which the serial clock transmission side is selected, setting the CCO bit to "1" enables the continuous serial clock output from the SCK pin when the SCK pin is used as an clock output pin.

bit1	Details			
Writing ''0''	Disables continuous clock output.			
Writing "1"	Enables continuous clock output.			

Note: When the CCO bit is "1", set the SSM bit in the ECCR register to "1".

#### [bit0] SCES: Sampling clock edge select bit

This bit selects a sampling edge. In operating mode 2 (synchronous) in which the serial clock reception side is selected, setting the SCES bit to "1" switches the sampling edge from the rising edge to the falling edge. In operating mode 2 (synchronous) in which the serial clock transmission side is selected (ECCR:MS = 0), when the SCK pin is used as an clock output pin, the internal serial clock signal and the output clock signal are inverted.

In operating mode 0/1/3, set this bit to "0".

With this bit set to "1", executing a software reset is prohibited. Disable reception and transmission before modifying this bit.

bit0 Details (only for operating mode 2)			
Writing "0"         Selects the rising edge of the clock as the sampling edge (normal).			
Writing "1"	Selects the falling edge of the clock as the sampling edge (inverted clock).		

254

# 14.7.6 LIN-UART Extended Communication Control Register (ECCR)

The LIN-UART extended communication control register (ECCR) is used for the bus idle detection, the synchronous clock setting, and the LIN synch break generation.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	Reserved	LBR	MS	SCDE	SSM	Reserved	RBI	TBI
Attribute	W	W	R/W	R/W	R/W	W	R	R
Initial value	0	0	0	0	0	0	Х	Х

## Register Functions

[bit7] Reserved bit Always set this bit to "0".

#### [bit6] LBR: LIN synch break generation bit

In operating mode 3, if this bit is set to "1", a LIN synch break whose length is specified in the LBL[1:0] bits in the ESCR register is generated.

In operating mode 0/1/2, set this bit to "0".

bit6	Details (only for operating mode 3)
Read access	The read value is always "0".
Writing ''0''	Has no effect on operation.
Writing "1"	Generates a LIN synch break.

[bit5] MS: Transmission side/reception side of serial clock select bit

This bit selects the transmission side/reception side of the serial clock in operating mode 2.

If the transmission side (MS = 0) is selected, the LIN-UART generates a synchronous clock.

If the reception side (MS = 1) is selected, the LIN-UART receives an external serial clock. In mode 0/1/3, this bit is fixed at "0".

Modify this bit only when the SCR:TXE bit is "0".

bit5	Details (only for operating mode 2)			
Writing "0"         Selects the transmission side (serial clock generation).				
Writing "1"         Selects the reception side (external serial clock reception).				

Note: When the reception side is selected, the external clock must be selected as the clock source and the external clock and the external clock input must be enabled (SMR:SCKE = 0, EXT = 1, OTO = 1).

#### [bit4] SCDE: Serial clock delay enable bit

In operating mode 2 in which the serial clock transmission side is selected, if the SCDE bit is set to "1", a delayed serial clock as shown in Figure 14.6-5 is output. The function of outputting delayed serial clock can be used in the Serial Peripheral Interface (SPI).

This bit is fixed at "0" in operating mode 0/1/3.

bit4	Details (only for operating mode 2)
Writing ''0''	Disables serial clock delay.
Writing "1"	Enables serial clock delay.

[bit3] SSM: Start/stop bits mode enable bit

In operating mode 2, if this bit is set to "1", the start/stop bits are added to the synchronous data format. In operating mode 0/1/3, this bit is fixed at "0".

bit3	Details (only for operating mode 2)
Writing "0"	Disables the start/stop bits.
Writing "1"	Enables the start/stop bits.

[bit2] Reserved bit Always set this bit to "0".

#### [bit1] RBI: Receive bus idle detection flag bit

If the SIN pin is at "H" level and no reception is executed, this bit is "1". Do not use this bit when SSM = 0 in operating mode 2.

bit1	Details			
Reading "0"	Indicates that reception is in progress.			
Reading "1"	Indicates that there is no reception operation.			

#### [bit0] TBI: Transmit bus idle detection flag bit

If there is no transmission on the SOT pin, this bit is "1". Do not use this bit when SSM = 0 in operating mode 2.

bit0	Details			
Reading "0"	Indicates that transmission is in progress.			
Reading "1"	Indicates that there is no transmission operation.			

# 14.7.7 LIN-UART Baud Rate Generator Registers 1, 0 (BGR1, BGR0)

The LIN-UART baud rate generator registers 1, 0 (BGR1, BGR0) set the division ratio of the serial clock. In addition, the count value in the transmit reload counter is read from this generator.

# Register Configuration

7	6	5	4	3	2	1	0
—	BGR14	BGR13	BGR12	BGR11	BGR10	BGR9	BGR8
—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
BGR7	BGR6	BGR5	BGR4	BGR3	BGR2	BGR1	BGR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
		—         BGR14           —         R/W           0         0           7         6           BGR7         BGR6           R/W         R/W	—         BGR14         BGR13           —         R/W         R/W           0         0         0           7         6         5           BGR7         BGR6         BGR5           R/W         R/W         R/W	BGR14         BGR13         BGR12            R/W         R/W         R/W           0         0         0         0           7         6         5         4           BGR7         BGR6         BGR5         BGR4           R/W         R/W         R/W         R/W	BGR14         BGR13         BGR12         BGR11            R/W         R/W         R/W         R/W           0         0         0         0         0         0           7         6         5         4         3           BGR7         BGR6         BGR5         BGR4         BGR3           R/W         R/W         R/W         R/W         R/W	BGR14         BGR13         BGR12         BGR11         BGR10            R/W         R/W         R/W         R/W         R/W           0         0         0         0         0         0           7         6         5         4         3         2           BGR7         BGR6         BGR5         BGR4         BGR3         BGR2           R/W         R/W         R/W         R/W         R/W         R/W	BGR14         BGR13         BGR12         BGR11         BGR10         BGR9            R/W         R/W         R/W         R/W         R/W         R/W           0         0         0         0         0         0         0         0           7         6         5         4         3         2         1           BGR7         BGR6         BGR5         BGR4         BGR3         BGR2         BGR1           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W

# Functions of BGR1 Register

[bit7] Undefined bit

The read value is always "0". Writing a value to this bit has no effect on operation.

## [bit6:0] BGR[14:8]

bit6:0	Details
Read access:	Reads the values of bit8:14 in the transmit reload counter.
Write access:	Writes values to bit8:14 in the reload counter.

# ■ Functions of BGR0 Register

[bit7:0] BGR[7:0]

bit7:0	Details
Read access:	Reads the values of bit0:7 in the transmit reload counter.
Write access:	Writes values to bit0:7 in the reload counter.

The LIN-UART baud rate generator registers set the division ratio of the serial clock.

BGR1 corresponds to the upper bits and BGR0 to the lower bits. The reload value of the counter can be written to and the transmit reload counter value can be read from BGR1 and BRG0. In addition, BGR1 and BGR0 can be accessed by byte access and word access.

Writing a reload value to the LIN-UART baud rate generator registers causes the reload counter to start counting.

Write values to the BGR1 register or the BGR0 register only when the LIN-UART has stopped operating.

# 14.8 Notes on Using LIN-UART

## This section provides notes on using the LIN-UART.

## Notes on Using LIN-UART

• Enabling operation

The LIN-UART has the TXE bit and the RXE bit in the LIN-UART serial control register (SCR) to enable transmission and reception respectively. Since both transmission and reception are disabled by default (initial values), they must be enabled before the transfer starts. Transmission and reception can be disabled to stop transfer if necessary.

#### • Setting communication mode

The communication mode should be set while the LIN-UART stops operating. If the communication mode is set while transmission or reception is in progress, the integrity of data being transmitted or received at the setting of the mode is not guaranteed.

• Timing of enabling transmit interrupts

Since the default (initial) value of the transmit data register empty flag bit (SSR:TDRE) is "1" (no transmit data, transmit data write enabled), a transmit interrupt request is made immediately after the transmit interrupt request is enabled (SSR:TIE = 1). To prevent any transmit interrupt request from being made, always set the TIE flag bit to "1" after setting transmit data.

#### Modifying operation settings

With the sampling clock edge select bit (ESCR:SCES) set to "0", before modifying any of the bits listed below, disable reception and transmission. After modifying them, reset the LIN-UART with a software reset.

- Serial control register (SCR) Parity enable bit (PEN), stop bit length select bit (SBL), data length select bit (CL)
- Serial mode register (SMR) Operating mode select bits (MD[1:0])
- Extended status control register (ESCR) Continuous clock output enable bit (CCO)
- Extended communication control register (ECCR) Serial clock transmission/reception side select bit (MS), serial clock delay enable bit (SCDE), start/stop bits mode enable bit (SSM)

To reset the LIN-UART with a software reset (SMR:UPCL = 1), finish modifying the settings of the SMR register first, and then access the register again.

In the case of not following the above procedure to modify operating settings, proper operations of this device cannot be guaranteed.

Though the transmission bit length of the LIN break field is variable, the detection bit length of the LIN break field is fixed at 11 bits.

• Modifying sampling clock edge select bit (ESCR:SCES)

With the SCES bit set to "1", executing the LIN-UART software reset is prohibited.

- To modify the SCES bit from "0" to "1" Disable reception and transmission, executing a LIN-UART software reset (SMR:UPCL = 1), then modify the SCES bit from "0" to "1".
- To modify the SCES bit from "1" to "0" Disable reception and transmission, modify the SCES bit from "1" to "0", then executing a LIN-UART software reset (SMR:UPCL = 1).
- Using LIN functions

The LIN functions are available in operating mode 3. In the same mode, the communication format is predefined (8-bit data, no parity, one stop bit, LSB first).

While the length of the LIN synch break transmit bit is variable, in detection, the bit length is fixed at 11 bits.

LIN slave settings

Before the LIN-UART starts operating as a slave, the baud rate must be set before the first LIN synch break is received to ensure that a LIN synch break whose length is a minimum of 13 bits is successfully detected.

Bus idle function

The bus idle function is not available in synchronous mode (operating mode 2).

• AD bit (LIN-UART serial control register (SCR): Address/data format select bit)

Pay attention to the following issues when using the AD bit.

The AD bit is used to select the address/data for transmission by writing a value to it. When the AD bit is read, it returns the value of the AD bit received last. Inside the microcontroller, the AD bit value received and the one transmitted are saved in separate registers.

The AD bit value transmitted is read when the read-modify-write (RMW) type of instruction is used. Therefore, if another bit in the SCR register is accessed by bit access, an incorrect value may be written to the AD bit.

For the above reason, the AD bit must be set by the last access to the SCR register before transmission. The above problem can also be prevented by always using byte access to write values to the SCR register.

#### LIN-UART software reset

Execute the LIN-UART software reset (SMR:UPCL = 1) when the TXE bit in the LIN-UART serial control register (SCR) is "0".

## • Synch break detection

In operating mode 3 (LIN mode), when serial input is 11 bits or more in width and becomes "L", the LBD bit in the extended status control register (ESCR) is set to "1" (synch break detected) and the LIN-UART waits for the synch field. Therefore, when serial input has more than 11 bits of "0" not at the time of a synch break, the LIN-UART recognizes that a synch break has been input (LBD = 1) and then waits for the synch field.


In this case, execute the LIN-UART reset (SMR: UPCL = 1).

• Handling framing errors

If a framing error occurs (stop bit:SIN = 0) and the next start bit (SIN = 0) immediately follows it, this start bit is recognized regardless of a falling edge for the start bit and reception is started. This sequence is used for detecting the continuous "L" state of the serial data input (SIN) when the next framing error is detected while the data stream is synchronized (See "When reception is always enabled (RXE = 1)" in Figure 14.8-1).

If this operation is not necessary, disable data reception temporarily after receiving a framing error (RXE =  $1\rightarrow0\rightarrow1$ ). Therefore, the falling edge of the serial data input (SIN) is detected, the start bit is recognized when "L" is detected at the reception sampling point, and the reception is started (See "When reception is temporarily disabled (RXE =  $1\rightarrow0\rightarrow1$ )" in Figure 14.8-1).





# CHAPTER 15 8/10-BIT A/D CONVERTER

This chapter describes the functions and operations of the 8/10-bit A/D converter.

- 15.1 Overview
- 15.2 Configuration
- 15.3 Pin
- 15.4 Interrupt
- 15.5 Operations and Setting Procedure Example
- 15.6 Registers
- 15.7 Notes on Using 8/10-bit A/D Converter

# 15.1 Overview

The 8/10-bit A/D converter is a 10-bit successive approximation type of 8/10-bit A/D converter. It can be started by the software and internal clock, with one input signal selected from multiple analog input pins.

# ■ A/D Conversion Function

The A/D converter converts analog voltage (input voltage) input through an analog input pin to an 8-bit or 10-bit digital value.

- The input signal can be selected from multiple analog input pins.
- The conversion speed can be set in a program. (can be selected according to operating voltage and frequency).
- An interrupt is generated when A/D conversion is completed.
- The completion of conversion can be determined according to the ADI bit in the ADC1 register.

To activate the A/D conversion function, use one of the following methods.

- Activation using the AD bit in the ADC1 register
- Continuous activation using the 8/16-bit composite timer output TO00


# 15.2 Configuration

The 8/10-bit A/D converter consists of the following blocks:

- Clock selector (input clock selector for starting A/D conversion)
- Analog channel selector
- Sample-and-hold circuit
- Control circuit
- A/D converter data register (Upper/Lower) (ADDH/ADDL)
- A/D converter control register 1 (ADC1)
- A/D converter control register 2 (ADC2)

# ■ Block Diagram of 8/10-bit A/D Converter

Figure 15.2-1 is the block diagram of the 8/10-bit A/D converter.



## Figure 15.2-1 Block Diagram of 8/10-bit A/D Converter

## • Clock selector

This selects the A/D conversion clock with continuous activation having been enabled (ADC2:EXT = 1).

Analog channel selector

This is the circuit selecting an input channel from several analog input pins.

• Sample-and-hold circuit

This circuit holds input voltage selected by the analog channel selector. By sampling the input voltage and holding it immediately after A/D conversion starts, this circuit prevents A/D conversion from being affected by the fluctuation in input voltage during the conversion (comparison).

Control circuit

The A/D conversion function determines the values in the 10-bit A/D data register sequentially from MSB to LSB based on the voltage compare signal from the comparator. When A/D conversion is completed, the A/D conversion function sets the interrupt request flag bit (ADC1: ADI) to "1".

• A/D converter data registers (ADDH/ADDL)

The upper two bits of 10-bit A/D data are stored in the ADDH register; the lower eight bits in the ADDL register.

If the A/D conversion precision bit (ADC2:AD8) is set to "1", the A/D conversion precision becomes 8-bit precision, and the upper eight bits of 10-bit A/D data are to be stored in the ADDL register.

• A/D converter control register 1 (ADC1)

This register is used to enable and disable different functions, select an analog input pin, and check the status of the A/D converter.

• A/D converter control register 2 (ADC2)

This register is used to select an input clock, enable and disable interrupts and control different functions of the A/D converter.

## Input Clock

The 8/10-bit A/D converter uses an output clock from the prescaler as the input clock (operating clock).

# 15.3 Pin

## This section describes the pin of the 8/10-bit A/D converter.

## ■ Pin of 8/10-bit A/D Converter

The analog input pin is also used as a general-purpose I/O port.

• AN pin

When using the A/D conversion function, input to the AN pin the analog voltage to be converted. To use an AN pin as an analog input pin, write "0" to the bit in the port direction register (DDR) corresponding to that pin, and the value corresponding to that pin to the analog input pin select bits (ADC1:ANS). A pin not used as an analog input pin can be used as a general-purpose I/O port even when the 8/10-bit A/D converter is in use.

# 15.4 Interrupt

The completion of conversion during the operation of the A/D converter is an interrupt source of the 8/10-bit A/D converter.

# ■ Interrupt During 8/10-bit A/D Converter Operation

When A/D conversion is completed, the interrupt request flag bit (ADC1:ADI) is set to "1". Then if the interrupt request enable bit has been enabled (ADC2:ADIE = 1), an interrupt request is made to the interrupt controller. Write "0" to the ADI bit using the interrupt service routine to clear the interrupt request.

The ADI bit is set to "1" when A/D conversion is completed, irrespective of the value of the ADIE bit.

The CPU cannot return from interrupt processing if the interrupt request flag bit (ADC1:ADI) is "1" with interrupt requests having been enabled (ADC2:ADIE = 1). Always clear the ADI bit in the interrupt service routine.

### 15.5 Operations and Setting Procedure Example

The 8/10-bit A/D converter can activate A/D conversion with the software or activate A/D conversion continuously according to the setting of the EXT bit in the ADC2 register.

### ■ Operations of 8/10-bit A/D Converter Conversion Function

• Software activation

The settings shown in Figure 15.5-1 are required for activating the A/D conversion function with the software.

### Figure 15.5-1 Settings for A/D Conversion Function (Software Activation)

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
ADC1	ANS3	ANS2	ANS1	ANS0	ADI	ADMV	Reserved	AD
	0	0	0	0	0	0	0	1
ADC2	AD8	TIM1	TIM0	ADCK	ADIE	EXT	CKDIV1	CKDIV0
	0	0	0	×	0	0	0	0
ADDH	-	-	-	-	-	-	A/D converted	value retained
ADDL			A/D	converted	value reta	ained		
<ul> <li>⊙: Bit to be used</li> <li>×: Unused bit</li> <li>1: Set to "1"</li> <li>0: Set to "0"</li> </ul>								

When the A/D conversion function is activated, A/D conversion starts. In addition, the A/D conversion function can be re-activated even during conversion.

#### • Continuous activation

The settings shown in Figure 15.5-2 are required for continuous activation of the A/D conversion function.

g	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
ADC1	ANS3	ANS2	ANS1	ANS0	ADI	ADMV	Reserved	
ADUT							0	
	0	0	0	0	0	0	0	×
ADC2	AD8	TIM1	TIM0	ADCK	ADIE	EXT	CKDIV1	CKDIV0
	0	0	0	0	0	1	0	0
							i	
ADDH	-	-	-	-	-	-	A/D converted	value retained
ADDL			A/D	converted	value reta	ained		
⊚: Bit to be used × : Unused bit 1 : Set to "1"								

Figure 15.5-2 Settings for A/D Conversion Function (Continuous Activation)

When continuous activation is enabled, the A/D conversion function is activated at the rising edge of the input clock selected to start A/D conversion. Continuous activation is stopped when disabled (ADC2:EXT = 0).

#### Operations of A/D Conversion Function

This section explains the operations of 8/10-bit A/D converter.

- 1. When A/D conversion is started, the conversion flag bit is set (ADC1:ADMV = 1) and the selected analog input pin is connected to the sample-and-hold circuit.
- 2. The voltage in the analog input pin is loaded into a sample-and-hold capacitor in the sample-and-hold circuit during the sampling cycle. This voltage is held until A/D conversion is completed.
- 3. The comparator in the control circuit compares the voltage loaded into sample-and-hold capacitor with the A/D conversion reference voltage, from the most significant bit (MSB) to the least significant bit (LSB), and then transfers the results to the ADDH and ADDL registers.

After the results have been transferred to the two registers, the conversion flag bit is cleared (ADC1:ADMV = 0) and the interrupt request flag bit is set to "1" (ADC1:ADI = 1).

#### Notes:

- The contents of the ADDH and ADDL registers are saved at the end of A/D conversion. Therefore, during A/D conversion, the values resulting from last conversion will be returned if the two registers are read.
- Do not change the analog input pin select bits (ADC1:ANS[3:0]) while AD conversion function is being used. During continuous activation in particular, disable continuous activation (ADC2:EXT = 0) before changing the analog input pin.
- A reset, or the start of the stop mode or watch mode causes the A/D converter to stop and the ADMV bit to be cleared to "0".

### Setting Procedure Example

Below is an example of procedure for setting the 8/10-bit A/D converter:

- Initial settings
  - 1. Set the input port. (DDR)
  - 2. Set the interrupt level. (ILR\*)
  - 3. Select an A/D input pin. (ADC1:ANS[3:0])
  - 4. Set the sampling time. (ADC2:TIM[1:0])
  - 5. Select the clock. (ADC2:CKDIV[1:0])
  - 6. Set A/D conversion precision. (ADC2:AD8)
  - 7. Select the operating mode. (ADC2:EXT)
  - 8. Select the start trigger. (ADC2:ADCK)
  - 9. Enable interrupts. (ADC2:ADIE = 1)
  - 10. Activate the A/D conversion function. (ADC1:AD = 1)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

#### • Interrupt processing

- 1. Clear the interrupt request flag to "0". (ADC1:ADI = 0)
- 2. Read converted values. (ADDH, ADDL)
- 3. Activate the A/D conversion function. (ADC1:AD = 1)

### 15.6 Registers

### This section describes the registers of the 8/10-bit A/D converter.

Register abbreviation	Register name	Reference
ADC1	8/10-bit A/D converter control register 1	15.6.1
ADC2	8/10-bit A/D converter control register 2	15.6.2
ADDH	8/10-bit A/D converter data register (upper)	15.6.3
ADDL	8/10-bit A/D converter data register (lower)	15.6.3

#### Table 15.6-1 List of 8/10-bit A/D Converter Registers

### 15.6.1 8/10-bit A/D Converter Control Register 1 (ADC1)

The 8/10-bit A/D converter control register 1 (ADC1) is used to enable and disable individual functions of the 8/10-bit A/D converter, select an analog input pin and check the status of the converter.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	ANS3	ANS2	ANS1	ANS0	ADI	ADMV	Reserved	AD
Attribute	R/W	R/W	R/W	R/W	R/W	R	W	W
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7:4] ANS[3:0]: Analog input pin select bits

These bits select an analog input pin.

When A/D conversion is started (AD = 1) by the software (ADC2: EXT = 0), these bits can be modified simultaneously.

bit7:4	Details*
Writing "0000"	AN00 pin
Writing "0001"	AN01 pin
Writing "0010"	AN02 pin
Writing "0011"	AN03 pin
Writing "0100"	AN04 pin
Writing "0101"	AN05 pin
Writing "0110"	AN06 pin
Writing "0111"	AN07 pin
Writing "1000"	AN08 pin
Writing "1001"	AN09 pin
Writing "1010"	AN10 pin
Writing "1011"	AN11 pin

\*: The number of analog input pins vary among products. For the number of analog input pins of a product, refer to its data sheet.

Notes:

- Do not write to ANS[3:0] any value other than those listed in the table above.
- When the ADMV bit is "1", do not modify these bits. Pins not used as analog input pins can be used as generalpurpose I/O ports.

## CHAPTER 15 8/10-BIT A/D CONVERTER 15.6 Registers

### **MB95630H Series**

#### [bit3] ADI: Interrupt request flag bit

This bit detects the completion of A/D conversion.

When the A/D conversion function is used, the bit is set to "1" immediately after A/D conversion is complete.

Interrupt requests are output when this bit and the interrupt request enable bit (ADC2: ADIE) are both set to "1".

When "0" is written to this bit, it is cleared. Writing "1" to this bit does not change it or affect other bits. When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit3	Details*
Reading "0"	Indicates that A/D conversion has not been completed.
Reading "1"	Indicates that A/D conversion has been completed.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit2] ADMV: Conversion flag bit

This bit indicates that A/D conversion is in progress.

The bit is set to "1" during A/D conversion.

This bit is read-only. A value written to this bit has no effect on operation.

bit2	Details*			
Reading "0"	dicates that A/D conversion is not executed.			
Reading "1"	Indicates that A/D conversion is in progress.			

[bit1] Reserved bit Always set this bit to "0".

#### [bit0] AD: A/D conversion start bit

This bit starts the A/D conversion function with the software.

Writing "1" to the bit starts the A/D conversion function.

When the continuous start enable bit in the ADC2 register (ADC2:EXT) is "1", starting the A/D conversion with this bit is disabled.

With the EXT bit set to "0", when "1" is written to this bit while A/D conversion is in progress, A/D conversion restarts.

bit0	Details
Writing ''0''	Has no effect on operation.
Writing "1"	Starts the A/D conversion function.

Note: Writing "0" to this bit cannot stop the operation of the A/D conversion function. The read value of this bit is always "0".

### 15.6.2 8/10-bit A/D Converter Control Register 2 (ADC2)

The 8/10-bit A/D converter control register 2 (ADC2) is used to control different functions of the 8/10-bit A/D converter, select the input clock, and enable and disable interrupts.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	AD8	TIM1	TIM0	ADCK	ADIE	EXT	CKDIV1	CKDIV0
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] AD8: Precision select bit

This bit selects the resolution of A/D conversion.

Writing "0" to this bit selects10-bit precision.

Writing "1" to this bit selects 8-bit precision. Reading the ADDL register can obtain 8-bit data.

bit7	Details
Writing "0"	10-bit precision
Writing "1"	8-bit precision

Note: The data bits to be used are different depending on the resolution selected. Modify this bit only when the A/D converter has stopped operating.

#### [bit6:5] TIM[1:0]: Sampling time select bits

These bits select the sampling time.

Modify the sampling time according to operating conditions (voltage and frequency). The CKIN value is determined by the clock select bits (ADC2:CKDIV[1:0]).

bit6:5	Details
Writing ''00''	CKIN × 4
Writing ''01''	$CKIN \times 7$
Writing "10"	$CKIN \times 10$
Writing "11"	$CKIN \times 16$

Note: Modify these bits only when the A/D converter has stopped operating.

#### [bit4] ADCK: External start signal select bit

This bit selects the start signal for external start (ADC2:EXT = 1).

bit4	Details
Writing "0"	No external start signal is used.
Writing "1"	The A/D conversion function is to be started by the 8/16-bit composite timer output pin (TO00)

#### [bit3] ADIE: Interrupt request enable bit

This bit enables or disables outputting interrupts to the interrupt controller.

Interrupt requests are output when both this bit and the interrupt request flag bit (ADC1: ADI) have been set to "1".

bit3	Details					
Writing "0"	Disables interrupt request output.					
Writing "1"	Enables interrupt request output.					

#### [bit2] EXT: Continuous start enable bit

This bit selects whether to start the A/D conversion function with the software, or to continuously start the A/D conversion function whenever a rising edge of the input clock is detected.

bit2	Details
Writing ''0''	Starts the A/D conversion function with the AD bit in the ADC1 register.
Writing ''I''	Continuously start the A/D conversion function according to the clock selected by the ADCK bit in the ADC2 register.

#### [bit1:0] CKDIV[1:0]: Clock select bits

These bits select the clock (CKIN) to be used for A/D conversion. The input clock is generated by the prescaler. See "3.9 Operation of Prescaler" for details.

The sampling time varies according to the clock selected by these bits.

Modify these bits according to operating conditions (voltage and frequency).

bit1:0	Details (MCLK: machine clock)	
Writing ''00''	1 MCLK	
Writing "01"	MCLK/2	
Writing "10"	MCLK/4	
Writing "11"	MCLK/8	

Note: Modify these bits only when the A/D converter has stopped operating.

### 15.6.3 8/10-bit A/D Converter Data Register (Upper/Lower) (ADDH/ADDL)

The 8/10-bit A/D converter data register (upper/lower) (ADDH/ADDL) store the results of 10-bit A/D conversion during 10-bit A/D conversion. The upper two bits of 10-bit data are stored in the ADDH register and the lower eight bits the ADDL register.

Register Configuration											
ADDH											
bit	7	6	5	4	3	2	1	0			
Field	—	-	_	—	_	_	SAR9	SAR8			
Attribute	_	_	_	_	—	—	R	R			
Initial value	0	0	0	0	0	0	0	0			
ADDL											
bit	7	6	5	4	3	2	1	0			
Field	SAR7	SAR6	SAR5	SAR4	SAR3	SAR2	SAR1	SAR0			
Attribute	R	R	R	R	R	R	R	R			
Initial value	0	0	0	0	0	0	0	0			

### Register Functions

The upper two bits of 10-bit A/D data correspond to bit1 and bit0 in the ADDH register and the lower eight bits bit7 to bit0 in the ADDL register.

If the AD8 bit in ADC2 register is set to "1", 8-bit precision is selected. Reading the ADDL register can obtain 8-bit data.

These two registers are read-only registers. Writing data to them has no effect on operation.

In A/D conversion in which 8-bit precision is selected, SAR8 and SAR9 in the ADDH register become "0".

• A/D conversion function

When A/D conversion is started, the results of conversion are finalized and stored in the ADDH and ADDL registers after the conversion time according to the register settings elapses. After A/D conversion is completed and before the next A/D conversion is completed, read A/D data registers (conversion results), and clear the interrupt request flag bit (ADI) in the ADC1 register. During A/D conversion, the values of the ADDH and ADDL registers are results of the last A/D conversion.

### 15.7 Notes on Using 8/10-bit A/D Converter

#### This section provides notes on using the 8/10-bit A/D converter.

#### ■ Notes on Using 8/10-bit A/D Converter

- Note on setting the 8/10-bit A/D converter with a program
  - The contents of the ADDH and ADDL registers are saved at the end of A/D conversion. Therefore, during A/D conversion, the values resulting from last conversion will be returned if the two registers are read.
  - Do not change the analog input pin select bits (ADC1:ANS[3:0]) while AD conversion function is being used. During continuous activation in particular, disable continuous activation (ADC2: EXT = 0) before changing the analog input pin.
  - A reset, or the start of the stop mode or watch mode causes the A/D converter to stop and the ADMV bit to be cleared to "0".
  - The CPU cannot return from interrupt processing if the interrupt request flag bit (ADC1:ADI) is "1" with interrupt requests having been enabled (ADC2:ADIE = 1). Always clear the ADI bit in the interrupt service routine.
- Note on interrupt requests

If the restart of A/D conversion (ADC1:AD = 1) and the completion of A/D conversion occur simultaneously, the interrupt request flag bit (ADC1:ADI) is set.

• A/D conversion error

As | Vcc - Vss | decreases, the A/D conversion error increases proportionately.

• 8/10-bit A/D converter analog input sequences

Turn on the analog input (AN) and the digital power supply ( $V_{CC}$ ) simultaneously, or turning on the analog input (AN) after applying the digital power supply ( $V_{CC}$ ).

Turning off the digital power supply  $(V_{CC})$  at the same time as the analog input (AN), or after turning off the analog input (AN).

Ensure that the analog input voltage does not exceed the voltage of the digital power supply  $(V_{CC})$  when turning on or off the power supply of the 8/10-bit A/D converter.

• Conversion time

The conversion speed of A/D conversion function is affected by clock mode, main clock oscillation frequency and main clock speed switching (gear function).

Example: Sampling time = CKIN × (ADC2:TIM[1:0] settings)

Compare time =  $CKIN \times 10$  (fixed value) + MCLK

A/D converter startup time: minimum = MCLK + MCLK

maximum =MCLK + CKIN

Conversion time = A/D converter startup time + sampling time + compare time

• The conversion time may have an error of up to (1 CKIN – 1 MCLK), depending on the time at which A/D conversion starts.

• When setting the A/D converter in software, ensure that the settings satisfy the specifications of "sampling time" and "compare time" of the A/D converter mentioned in the device data sheet.

# CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT

This chapter describes the function and operation of the low-voltage detection reset circuit.

- 16.1 Overview
- 16.2 Configuration
- 16.3 Pins
- 16.4 Operation
- 16.5 Register

### 16.1 Overview

The low-voltage detection reset circuit monitors power supply voltage and generates a reset signal if the power supply voltage drops below the low-voltage detection voltage level.


### Low-voltage Detection Reset Circuit

- The low-voltage detection reset circuit monitors power supply voltage and generates a reset signal if the power supply voltage drops below the low-voltage detection voltage level.
- The LVD reset voltage selection ID register (LVDR) selects the reset threshold voltage.
- At power-on, the lowest reset threshold voltage is selected in the LVDR register.
- The circuit is only available on certain products. Check the availability of the circuit in the device data sheet.
- Refer also to the device data sheet for details of the electrical characteristics.

### 16.2 Configuration

Figure 16.2-1 is the block diagram of the low-voltage detection reset circuit.

### ■ Block Diagram of Low-voltage Detection Reset Circuit





### 16.3 Pins

### This section describes the pins of the low-voltage detection reset circuit.

### ■ Pins of Low-voltage Detection Reset Circuit

•  $V_{CC}$  pin

The low-voltage detection reset circuit monitors the voltage of this pin.

• V<sub>SS</sub> pin

This is the GND pin serving as the reference for voltage detection.

• RST pin

The low-voltage detection reset signal is output inside the microcontroller and to this pin.

### MB95630H Series 16.4 Operation

# The low-voltage detection reset circuit generates a reset signal if the power supply voltage falls below the detection voltage.


### Reset Threshold Voltage

In the case of changing the reset threshold voltage in the LVDR register, the new threshold voltage does not start to take effect until the LVD reset threshold voltage transition stabilization time ( $t_{stb}$ ) elapses. For details of  $t_{stb}$ , refer to the device data sheet.

### Operation of Low-voltage Detection Reset Circuit

The low-voltage detection reset circuit generates a reset signal if the power supply voltage falls below the low-voltage detection voltage. Afterward, if the low-voltage detection reset circuit detects the low-voltage detection reset release voltage, it outputs a reset signal lasting for the oscillation stabilization wait time and then releases the reset.

For details of the electrical characteristics, refer to the device data sheet.



#### Figure 16.4-1 Operation of Low-voltage Detection Reset Circuit

### Operation in Standby Mode

The low-voltage detection reset circuit keeps operating even in standby mode (stop mode, sleep mode, subclock mode and watch mode).

### 16.5 Register

### This section describes the register of low-voltage detection reset circuit.

#### Table 16.5-1 List of Low-voltage Detection Reset Circuit Register

Register abbreviation	Register name	Reference
LVDR	LVD reset voltage selection ID register	16.5.1

### 16.5.1 LVD Reset Voltage Selection ID Register (LVDR)

# The LVD reset voltage selection ID register (LVDR) selects the reset threshold voltage.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	LVRS7	LVRS6	LVRS5	LVRS4	LVRS3	LVRS2	LVRS1	LVRS0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7:0] LVRS[7:0]: LVD reset voltage select bits

These bits select the reset threshold voltage with an 8-bit code. They are cleared upon a power-on reset.

bit7:0	Reset threshold voltage					
517.0	Detection voltage (typical value)	Release voltage (typical value)				
Writing ''01010101''	2.7 V	2.8 V				
Writing ''01011010''	3 V	3.1 V				
Writing ''10101010''	3.2 V	3.3 V				
Writing a value other than the above	2.6 V	2.7 V				

Note:

The reset of the low-voltage detection reset circuit has no effect on the reset threshold voltage settings as the reset cannot clear this register.

# CHAPTER 17 CLOCK SUPERVISOR COUNTER

This chapter describes the functions and operations of the clock supervisor counter.

- 17.1 Overview
- 17.2 Configuration
- 17.3 Operations
- 17.4 Registers
- 17.5 Notes on Using Clock Supervisor Counter

### 17.1 Overview

The clock supervisor counter checks the external clock frequency to detect the abnormal state of the external clock.

#### Overview of Clock Supervisor Counter

The clock supervisor counter checks the external clock frequency to detect the abnormal state of the external clock.

The clock supervisor counter automatically counts up the counter based on the external clock input within the time-base timer interval time selected from eight options.

The main oscillation clock or the sub-oscillation clock can be selected as the count clock of this module.

Note:

The clock supervisor counter must operate in main CR clock mode with the hardware watchdog timer (running in standby mode).

Otherwise, it cannot detect the abnormal state of the external clock correctly and will hang up if the external clock stops.

See "CHAPTER 8 HARDWARE/SOFTWARE WATCHDOG TIMER" for the hardware watchdog timer (running in standby mode).


### 17.2 Configuration

The clock supervisor counter consists of the following blocks:

- Control circuit
- Clock Monitoring Control Register (CMCR)
- Clock Monitoring Data Register (CMDR)
- Time-base timer output selector
- Counter source clock selector

### Block Diagram of Clock Supervisor Counter

Figure 17.2-1 is the block diagram of the clock supervisor counter.



#### Figure 17.2-1 Block Diagram of Clock Supervisor Counter

#### Control circuit

This block controls the start and stop of the counter, the counter clock source, and the counter enable period based on the settings of the clock monitoring control register (CMCR).

#### • Clock Monitoring Control Register (CMCR)

This register is used to select a counter source clock, select a counter enable period from eight different time-base timer intervals, start the counter and check whether the counter is operating or not.

#### • Clock Monitoring Data Register (CMDR)

This register block is used to read the counter value after the counter stops. The software determines whether the external clock frequency is correct or not according to the contents of this register.

#### • Time-base timer interval selector

This block is used to select the counter enable period from eight different time-base timer intervals.

#### • Counter source clock selector

This block is used to select the counter source clock from the main oscillation clock and the sub-oscillation clock.

### 17.3 Operations

### This section describes the operations of the clock supervisor counter.

### Clock Supervisor Counter

Clock Supervisor Counter Operation 1

The clock supervisor counter is first enabled by the software (CMCEN = 1), and then the clock supervisor counter operates with the time-base timer interval selected from eight options by the TBTSEL[2:0] bits. Between two rising edges of the time-base timer interval selected, the internal counter is clocked by the external clock.

The count clock of this module can be selected from the main oscillation clock and the suboscillation clock.





Figure 17.3-1 Clock Supervisor Counter Operation 1

Clock Supervisor Counter Operation 2

The CMDR register is cleared when the CMCEN bit changes from "0" to "1".



### Figure 17.3-2 Clock Supervisor Counter Operation 2

# CHAPTER 17 CLOCK SUPERVISOR COUNTER 17.3 Operations

### **MB95630H Series**

• Clock Supervisor Counter Operation 3

The counter stops counting if it reaches "255". It cannot count further than "255".

Figure 17.3-3	Clock Su	pervisor	Counter	<b>Operation</b> 3	3
				e por a li e li e	

Selected time-base timer interval		
Main/Sub-oscillation clock		
CMCEN		
Internal counter	o	255
CMDR register	0	255

#### Clock Supervisor Counter Operation 4

If the external clock selected stops, the counter stops counting. According to this counter stop, the software identifies that the external clock selected is in the abnormal state.

Selected time-base timer interval	
Main/Sub-oscillation clock	
CMCEN	
Internal counter	0
CMDR register	0

#### Figure 17.3-4 Clock Supervisor Counter Operation 4

Clock Supervisor Counter Operation 5

The counter is cleared to "0" by the software if the CMCEN is set to "0" while the counter is operating.



Selected time-base timer interval	
Main/Sub-oscillation clock	
CMCEN	Software setting
Internal counter	о XXXXXXX о
CMDR register	0

### ■ Table of Time-base Timer Intervals & Clock Supervisor Counter Values

Table 17.3-1 shows time-base timer intervals suitable for using different main CR clock frequencies to measure different external clocks.

Main	Main/Sub-	Main	Measur-	TBTSEL2 to TBTSEL0							
CR	crystal oscillation	CB	ement	"000"	"001"	"010"	"011"	"100"	"101"	"110"	"111"
[MHz]	[MHz]	error	error	(2 <sup>3</sup> ×1/Fсвн)	(2 <sup>5</sup> ×1/Fсвн)	(2 <sup>7</sup> ×1/Fсвн)	(2 <sup>9</sup> ×1/Fсвн)	(2 <sup>11</sup> ×1/Fскн)	(2 <sup>13</sup> ×1/Fскн)	(2 <sup>15</sup> ×1/Fскн)	(2 <sup>17</sup> ×1/Fсвн)
	0.03277	+2%	-1	0	0	0	1	7	31	130	525
	0.05277	-2%	+1	1	1	1	3	9	35	137	548
	0.5	+2%	-1	0	0	6	30	124	500	2006	8030
	0.5	-2%	+1	1	3	9	33	131	523	2090	8360
	1	+2%	-1	0	2	14	61	249	1002	4014	16061
		-2%	+1	2	5	17	66	262	1045	4180	16719
	4	+2%	-1	2	14	61	249	1002	4014	16061	64249
4		-2%	+1	5	17	66	262	1045	4180	16719	66874
4	6	+2%	-1	4	22	93	375	1504	6022	24093	96375
	6	-2%	+1	7	25	98	392	1568	6270	25078	100311
	10	+2%	-1	8	38	155	626	2508	10038	40155	160626
	10	-2%	+1	11	41	164	654	2613	10449	41796	167184
	20	+2%	-1	18	77	312	1253	5018	20077	80312	321253
	20	-2%	+1	21	82	327	1307	5225	20898	83592	334368
	32.5	+2%	-1	30	126	508	2038	8155	32626	130508	522038
	32.3	-2%	+1	34	133	531	2123	8490	33960	135837	543347

#### Table 17.3-1 Table of Counter Values in Relation to TBTSEL Settings


: Recommended setting

: The counter value becomes "0" or "255".

## CHAPTER 17 CLOCK SUPERVISOR COUNTER 17.3 Operations

### **MB95630H Series**

Table 17.3-1 is calculated by the following equation:



If the time-base timer interrupt is used to make the clock supervisor counter wait for the oscillation stabilization time, please satisfy the following condition:

Time-base Timer Interval > Main/Sub-oscillation Stabilization Time  $\times 1.05$ 

e.g.  $F_{CH}$  = 4 MHz,  $F_{CRH}$  = 1 MHz, MWT[3:0] = 0b1111 (in WATR register)


Time-base Timer Interval >  $\frac{(2^{14}-2)}{4 \times 10^6} \times 1.05 \approx 4.3 \text{ms}$ 

 $\text{TBC}[3:0] = 0b0110\;(2^{13} \times 1/\text{F}_{\text{CRH}})$ 

Notes:

- See "7.1 Overview" for time-base timer interval settings.
- See "3.3.3 Oscillation Stabilization Wait Time Setting Register (WATR)" for main/ sub-oscillation stabilization time settings.

### ■ Sample Operation Flow Chart of Clock Supervisor





### 17.4 Registers

### This section describes the registers of the clock supervisor counter.

Register abbreviation	Register name	Reference
CMDR	Clock monitoring data register	17.4.1
CMCR	Clock monitoring control register	17.4.2

#### Table 17.4-1 List of Clock Supervisor Counter Registers

### 17.4.1 Clock Monitoring Data Register (CMDR)

The clock monitoring data register (CMDR) is used to read the count value after the clock supervisor counter stops. The software can check whether the external clock frequency is correct or not according to the content of this register.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	CMDR7	CMDR6	CMDR5	CMDR4	CMDR3	CMDR2	CMDR1	CMDR0
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0

### Register Functions

The clock monitoring data register (CMDR) is used to read the counter value after the clock supervisor counter stops.

• The counter value can be read from the clock monitoring data register (CMDR). The software can check whether the external clock frequency is correct or not according to the counter value read and the time-base timer interval selected.

#### [bit7:0] CMDR[7:0]: Clock monitoring data bits

These bits indicate the clock supervisor counter value after the counter stops.

These bits are cleared if one of the following events occurs:

- Reset
- The CMCEN bit in the CMCR register (CMCR:CMCEN) is modified from "0" to "1" by the software.
- The CMCEN bit is modified from "1" to "0" by the software while the counter is running.
- After the external clock stops, the falling edge of the selected time-base timer clock is detected twice. (See Figure 17.5-2.)

Note:

The value of this register is "0b0000000" as long as the counter is operating (CMCR:CMCEN = 1).

### 17.4.2 Clock Monitoring Control Register (CMCR)

The clock monitoring control register (CMCR) is used to select the counter source clock, select a time-base timer interval as the counter enable period, start the counter and check whether the counter is running or not.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	Reserved	CMCSEL	TBTSEL2	TBTSEL1	TBTSEL0	CMCEN
Attribute	_	_	W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5] Reserved bit Always set this bit to "0".

#### [bit4] CMCSEL: Counter clock select bit

This bit selects the counter clock source.

bit4	Details
Writing ''0''	Selects the external main oscillation clock as the source clock of the counter.
Writing "1"	Selects the external sub-oscillation clock as the source clock of the counter.

#### [bit3:1] TBTSEL[2:0]: Time-base timer counter output select bits

These bits select the time-base timer interval.

The operation of the clock supervisor counter is enabled and disabled at specific times according to the timebase timer counter output selected by these bits.

The first rising edge of the interval selected enables the counter operation and the second rising edge of the same output disables the counter operation.

bit3:1	Details (F <sub>CRH</sub> : main CR clock)
Writing "000"	$2^3 \times 1/F_{CRH}$
Writing "001"	$2^5 \times 1/F_{CRH}$
Writing "010"	$2^7 \times 1/F_{CRH}$
Writing "011"	$2^9 \times 1/F_{CRH}$
Writing "100"	$2^{11} \times 1/F_{CRH}$
Writing "101"	$2^{13} \times 1/F_{CRH}$
Writing "110"	$2^{15} \times 1/F_{CRH}$
Writing "111"	$2^{17} \times 1/F_{CRH}$

#### [bit0] CMCEN: Counter enable bit

This bit enables or disables the clock supervisor counter.

Writing "0" to this bit stops the counter and clears the CMDR register to "0b00000000".

Writing "1" to this bit enables the counter. The counter starts counting when detecting the rising edge of the time-base timer interval. It stops counting when detecting the second rising edge of the same interval. This bit is automatically set to "0" when the counter stops.

bit0	Details
Writing ''0''	Disables the counter operation.
Writing "1"	Enables the counter operation.

Notes:

- Do not modify the CMCSEL bit when the CMCEN bit is "1".
- Do not modify the TBTSEL[2:0] bits when the CMCEN bit is "1".

### 17.5 Notes on Using Clock Supervisor Counter

#### This section provides notes on using the clock supervisor counter.

### Notes on Using Clock Supervisor Counter

- Restrictions
  - The clock supervisor counter must operate in main CR clock mode with the hardware watchdog timer (running in standby mode). Otherwise, it cannot detect the abnormal state of the external clock correctly and will hang up if the external clock stops. See "CHAPTER 8 HARDWARE/SOFTWARE WATCHDOG TIMER" for the hardware watchdog timer (running in standby mode).
  - Use main CR clock mode only. Do not use any other clock mode.
  - If the time-base timer stops, the internal counter stops working. Do not clear the time-base timer while the clock supervisor counter is counting with the external clock.
  - Select a time-base timer interval that is sufficiently long for the clock supervisor counter to operate. See Table 17.3-1 for time-base timer intervals.
  - Read the CMDR register when CMCEN = 0. (The value of CMDR remains "0b00000000" while the clock supervisor counter is operating (CMCEN = 1).)
  - When using the clock supervisor counter, ensure that the machine clock cycle is shorter than half the time-base timer interval selected. If the machine clock cycle is longer than half the time-base timer interval selected, CMCEN may remain "1" even after the clock supervisor counter stops.

Table 17.5-1 below shows the appropriate clock gear setting for each TBTSEL setting.

Table 17.5-1 Appropriate Clock Gear Setting for Respective TBTSEL Settings

	TBTSEL[2:0]					
DIV[1:0] (clock gear setting)	000	001	010 to 111			
(	$2^3 \times 1/F_{CRH}$	$2^5 \times 1/F_{CRH}$	$2^7 \times 1/F_{CRH}$ to $2^{17} \times 1/F_{CRH}$			
$00 (1 \times 1/F_{CRH})$	О	О	О			
01 (4×1/F <sub>CRH</sub> )	x	О	О			
$10 (8 \times 1/F_{CRH})$	x	О	О			
11 (16×1/F <sub>CRH</sub> )	х	х	О			

- $O \ : Recommended$
- x : Prohibited

• If the external clock stops while the clock supervisor counter is operating, and it restarts after the second rising edge of the time-base timer interval selected, CMCEN is set to "0" after the external clock restarts.

	Figure 17.5-1 Clock Supervisor Counter Operation 1	
Selected time-base timer interval		
Main/Sub-oscillation clock		
CMCEN		
Internal counter	0 5	χ 6
CMDR register	0	6

• With the clock supervisor counter running, if the external clock stops, CMCEN is set to "0" when a falling edge of the time-base timer interval selected is detected after the second rising edge of the same interval. The counter is cleared at the same falling edge.



Selected time-base timer interval				
Main/Sub-oscillation clock				
CMCEN				
Internal counter	0	XXXXXX	5	X o
CMDR register		0		

# *CHAPTER 18 8/16-BIT PPG*

This chapter describes the functions and operations of the 8/16-bit PPG.

- 18.1 Overview
- 18.2 Configuration
- 18.3 Channel
- 18.4 Pins
- 18.5 Interrupt
- 18.6 Operations and Setting Procedure Example
- 18.7 Registers
- 18.8 Notes on Using 8/16-bit PPG

### 18.1 Overview

The 8/16-bit PPG is an 8-bit reload timer module that uses pulse output control based on timer operation to perform PPG output. The 8/16-bit PPG also operates in cascade (8 bits + 8 bits) as 16-bit PPG.

#### Overview of 8/16-bit PPG

The number of pins and that of channels of the 8/16-bit PPG vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

The 8/16-bit PPG functions are summarized as follows.

#### • 8-bit PPG output independent operation mode

In this mode, the unit can operate as two 8-bit PPG (PPG timer n0 and PPG timer n1).

• 8-bit prescaler + 8-bit PPG output operation mode

The rising and falling edge detection pulses from the PPG timer n1 output can be input to the downcounter of the PPG timer n0 to enable variable-cycle 8-bit PPG output.

#### • 16-bit PPG output operation mode

The unit can also operate in cascade (PPG timer n1 (upper 8 bits) + PPG timer n0 (lower 8 bits)) as 16-bit PPG output.

#### • PPG output operation

In this operation, a variable-cycle pulse waveform is output in any duty ratio. The unit can also be used as a D/A converter in conjunction with an external circuit.

#### • Output inversion mode


This mode can invert the PPG output value.

### 18.2 Configuration

#### This section shows the block diagram of the 8/16-bit PPG.

#### ■ Block Diagram of 8/16-bit PPG

Figure 18.2-1 shows the block diagram of the 8/16-bit PPG.





#### • Counter clock selector

The clock for the countdown of 8-bit downcounter is selected from eight types of internal count clocks.

#### • 8-bit downcounter

It counts down with the count clock selected with the count clock selector.

#### • Comparator circuit

The output is kept "H" level until the value of 8-bit downcounter is corresponding to the value of 8/16-bit PPG duty setup buffer register from the value of 8/16-bit set buffer register of PPG cycle.

Afterwards, after keep "L" level the output until the counter value is corresponding to "1", it keeps counting 8-bit downcounter from the value of 8/16-bit PPG cycle setup buffer register.

• 8/16-bit PPG timer n1 control register (PCn1)

The operation condition on the PPG timer n1 side of 8/16-bit PPG timer is set.

• 8/16-bit PPG timer n0 control register (PCn0)

The operation mode of 8/16-bit PPG timer and the operation condition on the PPG timer n0 side are set.

• 8/16-bit PPG timer n1/n0 cycle setup buffer register (PPSn1/PPSn0)

The compare value for the cycle of 8/16-bit PPG timer is set.

• 8/16-bit PPG timer n1/n0 duty setup buffer register (PDSn1/PDSn0)

The compare value for "H" width of 8/16-bit PPG timer is set.

#### • 8/16-bit PPG start register

The start or the stop of 8/16-bit PPG timer is set.

• 8/16-bit PPG output inversion register

An initial level also includes the output of 8/16-bit PPG timer and it is reversed.

#### Input Clock

The 8/16-bit PPG uses the output clock from the prescaler as its input clock (count clock).

### 18.3 Channel

#### This section describes the channel of the 8/16-bit PPG.

#### ■ Channel of 8/16-bit PPG

The 8/16-bit PPG consists of 8-bit PPG timer n0 and 8-bit PPG timer n1. They can be used respectively as two 8-bit PPGs or as a single 16-bit PPG.

Table 18.3-1 shows the pins and Table 18.3-2 the registers.

#### Table 18.3-1 Pins of 8/16-bit PPG

Pin name	Pin function
PPGn0	PPG timer n0 (8-bit PPG (n0), 16-bit PPG)
PPGn1	PPG timer n1 (8-bit PPG (n1), 8-bit prescaler)

#### Table 18.3-2 Registers of 8/16-bit PPG

Register abbreviation	Corresponding register (Name in this manual)
PCn1	8/16-bit PPG timer n1 control register
PCn0	8/16-bit PPG timer n0 control register
PPSn1	8/16-bit PPG timer n1 cycle setup buffer register
PPSn0	8/16-bit PPG timer n0 cycle setup buffer register
PDSn1	8/16-bit PPG timer n1 duty setup buffer register
PDSn0	8/16-bit PPG timer n0 duty setup buffer register
PPGS	8/16-bit PPG start register
REVC	8/16-bit PPG output inversion register

### 18.4 Pins

#### This section describes the pins of the 8/16-bit PPG.

#### ■ Pins of 8/16-bit PPG

• PPGn0 pin and PPGn1 pin

These pins function both as general-purpose I/O ports and 8/16-bit PPG outputs.

PPGn0, PPGn1: A PPG waveform is output to these pins. The PPG waveform can be output by enabling the output by the 8/16-bit PPG timer n1/n0 control registers (PCn0: POEN0 = 1, PCn1: POEN1 = 1).

### 18.5 Interrupt

# The 8/16-bit PPG outputs an interrupt request when a counter borrow is detected.

#### ■ Interrupt of 8/16-bit PPG

Table 18.5-1 shows the interrupt control bits and interrupt sources of the 8/16-bit PPG.

Table 18.5-1 Interrupt Control Bits and Interrupt Sources of 8/16-bit PPG

	Description				
Item	PPG timer n1 (8-bit PPG, 8-bit prescaler)	PPG timer n0 (8-bit PPG, 16-bit PPG)			
Interrupt request flag bit	PUF1 bit in PCn1	PUF0 bit in PCn0			
Interrupt request enable bit	PIE1 bit in PCn1	PIE0 bit in PCn0			
Interrupt source	Counter borrow of PPG cycle downcounter				

When a counter borrow occurs on the downcounter, the 8/16-bit PPG sets the counter borrow detection flag bit (PUF) in the 8/16-bit PPG timer n0/n1 control register (PC) to "1". When the interrupt request enable bit is enabled (PIE = 1), an interrupt request is output to the interrupt controller.

In 16-bit PPG mode, the 8/16-bit PPG timer n0 control register (PCn0) is available.

### **18.6** Operations and Setting Procedure Example

#### This section describes the operations of the 8/16-bit PPG.

The 8/16-bit PPG has the following three operating modes:

- 8-bit PPG independent mode
- 8-bit prescaler + 8-bit PPG mode
- 16-bit PPG mode

### 18.6.1 8-bit PPG Independent Mode

In this mode, the 8/16-bit PPG operates as two channels (PPG timer n0 and PPG timer n1) of the 8-bit PPG.

#### Setting 8-bit PPG Independent Mode

The 8/16-bit PPG requires the register settings shown in Figure 18.6-1 to operate in 8-bit PPG independent mode.

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PCn1	-	-	PIE1	PUF1	POEN1	CKS12	CKS11	CKS10
			۲	۲	۲	۲	۲	0
PCn0	MD1	MD0	PIE0	PUF0	POEN0	CKS02	CKS01	CKS00
	0	0	0	0	0	0	0	0
PPSn1	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
		— Se	t PPG ou	utput cyc	le for PP	G timer r	n1 —	
PPSn0	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
			-		le for PP			
PDSn1	DH7	DH6	DH5	DH4	DH3	DH2	DH1	DH0
		Se		utput dut	y for PPC	G timer n	1 —	
PDSn0	DL7	DL6	DL5	DL4	DL3	DL2	DL1	DL0
		— Se	et PPG o	•	y for PP			
PPGS	-	-	PEN21		PEN11		PEN01	PEN00
	*	*	*	*	*	*	0	0
REVC	-	-	REV21	REV20	REV11	REV10	REV01	REV00
⊚ : Used		*	*	*	*	*	0	0
0 :Set to * :The b	o "0" oit status o	depends	on the n	umber o	f channe	ls provide	ed.	

Figure 18.6-1 8-bit PPG Independent Mode

#### Operation of 8-bit PPG Independent Mode

- This mode is selected when the operation mode select bits (MD[1:0]) in the 8/16-bit PPG timer n0 control register (PCn0) are set to "0b00".
- When the corresponding bit (PEN) in the 8/16-bit PPG start register (PPGS) is set to "1", the value in the 8/16-bit PPG cycle setup buffer register (PPS) is loaded to start down-count operation. When the count value reaches "1", the value in the cycle setup register is reloaded to repeat the counting.
- "H" is output to the PPG output synchronizing with the count clock. When the downcounter value matches the value in the 8/16-bit PPG timer n1/n0 duty setup buffer register (PDS). After "H" which is the value of duty setting is output, "L" is output to the PPG output.

If, however, the PPG output level reverse bit is set to "1", the PPG output is set and reset inversely from the above process.

Figure 18.6-2 shows the operation of the 8-bit PPG independent mode.

#### CHAPTER 18 8/16-BIT PPG 18.6 Operations and Setting Procedure Example

### **MB95630H Series**





Figure 18.6-2 Operation of 8-bit PPG Independent Mode



When PDS is set to "0x02" with PPS set to "0x04", the PPG output is set at a duty ratio of 50% (PPS setting value /2 set to PDS).

### 18.6.2 8-bit Prescaler + 8-bit PPG Mode

In this mode, the rising and falling edge detection pulses from the PPG timer n1 output can be used as the count clock of the PPG timer n0 downcounter to allow variable-cycle 8-bit PPG output from PPG timer n0.

#### Setting 8-bit Prescaler + 8-bit PPG Mode

The 8/16-bit PPG requires the register settings shown in Figure 18.6-3 to operate in 8-bit prescaler + 8-bit PPG mode.

			-					
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PCn1	-	-	PIE1	PUF1	POEN1	CKS12	CKS11	CKS10
_			0	0	0	0	0	0
PCn0	MD1	MDO	PIE0	PUF0	POEN0	CKE02	CKEDI	CKS00
PCNU	MD1 0	MD0 1	0 0	<u>РОГО</u>	PUENU ⊚	CK302 X	X	X
	U		0	0	۲	~	^	~
PPSn1	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
<		— Se	t PPG ou	utput cyc	le for PP	G timer ı	n1 —	
PPSn0	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
		— Se	t PPG ou	utput cyc	le for PP	G timer i	י <b>0</b> חטר	
PDSn1	DH7	DH6	DH5	DH4	DH3	DH2	DH1	DH0
		_			ty for PPC			
				•	,			
PDSn0	DL7	DL6	DL5	DL4	DL3	DL2	DL1	DL0
		— Se	et PPG o	utput du	ty for PP	G timer r	n0 <u> </u>	/
			DENIO		DENIA	DENIAO	DENIO	DENIOO
PPGS	-	-	PEN21 *	PEN20	PEN11 *	PENTO *	PEN01 ③	
							0	0
REVC	-	-	REV21	REV20	REV11	REV10	REV01	REV00
<u> </u>	*	*	*	*	*	*	0	0
⊚ ∶Used b								
0 : Set to "								
1 : Set to "		J						
× : Setting			nonding	of the p	umbor of	ohannal	, implem	ontod
: The bit	รเลเมร	varies de	penuing	or the h	umber of	channels	simplem	leilleu

Figure 18.6-3 Setting 8-bit Prescaler + 8-bit PPG Mode


#### ■ Operation of 8-bit Prescaler + 8-bit PPG Mode

- This mode is selected by setting the operation mode select bits (MD[1:0]) in the 8/16-bit PPG timer n0 control register (PCn0) to "0b01". This allows PPG timer n1 to be used as an 8-bit prescaler and PPG timer n0 to be used as an 8-bit PPG.
- When the PPG timer n1 (ch. n) downcounter operation enable bit (PEN01) is set to "1", the 8-bit prescaler (PPG timer n1) loads the value in the 8/16-bit PPG timer n1 cycle setup buffer register (PPSn1) and starts down-count operation. When the value of the downcounter matches the value in the 8/16-bit PPG timer n1 duty setup buffer register (PDSn1), the PPGn1 output is set to "H" synchronizing with the count clock. After "H" which is the value of duty setting is output, the PPGn1 output is set to "L". If the output level reverse signal (REV01) is "0", the polarity remains the same. If it is "1", the polarity is

reversed and the signal is output to the PPGn1 pin.

- When the PPG timer n0 (ch. n) downcounter operation enable bit (PEN00) is set to "1", the 8-bit PPG (PPG timer n0) loads the value in the 8/16-bit PPG timer n0 cycle setup buffer register (PPSn0) and starts down-count operation (count clock = rising and falling edge detection pulses of PPGn1 output after PPG timer n1 operation is enabled). When the count value reaches "1", the value in the 8/16-bit PPG timer n0 cycle setup buffer register is reloaded to repeat the counting. When the value of the downcounter matches the value in the 8/16-bit PPG timer n0 duty setup buffer register (PDSn0), the PPGn0 output is set to "H" synchronizing with the count clock. After "H" which is the value of duty setting is output, the PPGn0 output is reset to "L". If the output level reverse bit (REV00) is "0", the polarity remains the same. If it is "1", the polarity is reversed and the signal is output to the PPGn0 pin.
- Set that the duty of the 8-bit prescaler (PPG timer n1) output to 50%.
- When PPG timer n0 is started with the 8-bit prescaler (PPG timer n1) being stopped, PPG timer n0 does not count.
- When the duty of the 8-bit prescaler (PPG timer n1) is set to 0% or 100%, PPG timer n0 does not perform counting as the 8-bit prescaler (PPG timer n1) output does not toggle.

Figure 18.6-4 shows the operation of 8-bit prescaler + 8-bit PPG mode.



#### Figure 18.6-4 Operation of 8-bit Prescaler + 8-bit PPG Mode

### 18.6.3 16-bit PPG Mode

# In this mode, the 8/16-bit PPG can operate as a 16-bit PPG when PPG timer n1 and PPG timer n0 are assigned to the upper and lower bits respectively.

#### Setting 16-bit PPG Mode

MB95630H Series

The 8/16-bit PPG requires the register settings shown in Figure 18.6-5 to operate in 16-bit PPG mode.

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PCn1	-	-	PIE1	PUF1	POEN1	CKS12	CKS11	CKS10
				0	0	0	0	0
PCn0	MD1	MD0	PIE0	PUF0	POEN0	CKS02	CKS01	CKS00
	0	0/1	<u> </u>	<u> </u>	©	©	©	011000
			U	Ũ	Ũ	Ũ	0	Ū.
PPSn1	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
	<u> </u>	Set PPG	output cy	ycle (Up	per 8 bits	) for PPC	a timer n	1 —
PPSn0	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
FF3IIU					er 8 bits)			_
	0		ouipui cy					)
PDSn1	DH7	DH6	DH5	DH4	DH3	DH2	DH1	DH0
	└──s	et PPG	output du	ity (Upp	er 8 bits)	for PPG	timer n1	
PDSn0	DL7	DL6	DL5	DL4	DL3	DL2	DL1	DL0
	<u> </u>	Set PPG	output di	uty (Low	er 8 bits)	for PPG	timer n0	
PPGS	<u> </u>	- I	PEN21	PEN20	PEN11	PEN10	PEN01	PEN00
1105	*	*	*	*	*	*	X	©
								0
REVC	-	-			REV11		REV01	REV00
	*	*	*	*	*	*	×	0
⊚ : Used								
0 : Set to								
1 : Set to								
	ng nullifie		- الم م م ماني	a an th -		f ala ava		
": Ine t	oit status c	manges	uependin	g on the	numper o	or channe	eis impler	nentea.

Figure 18.6-5 Setting 16-bit PPG Mode

#### ■ Operation of 16-bit PPG Mode

- This mode is selected by setting the operation mode select bits (MD[1:0]) in the PPG timer n0 control register (PCn0) to "0b10" or "0b11".
- When the PPG timer n0 (ch. n) downcounter operation enable bit (PEN00) is set to "1" in 16-bit PPG mode, the 8-bit downcounters (PPG timer n0) and 8-bit downcounter (PPG timer n1) load the values in the 8/16-bit PPG timer n1/n0 cycle setup buffer registers (PPSn1 for PPG timer n1 and PPSn0 for PPG timer n0) and start down-count operation. When the count value reaches "1", the values in the cycle setup register are reloaded and the counters repeat the counting.
- When the values of the downcounters match the values in the 8/16-bit PPG timer duty setup buffer registers (both the value in PDSn1 for PPG timer n1 and the value in PDSn0 for PPG timer n0), the PPGn0 pin is set to "H" synchronizing with the count clock. After "H" which

is the value of duty setting is output, the PPGn0 pin is set to "L". If the output level reverse bit (REV00) is "0", the signal is output to the PPGn0 pin with the polarity unchanged. If it is set to "1", the polarity is reversed and the signal is output to the PPGn0 pin.

Figure 18.6-6 shows the operation of 16-bit PPG mode.




Figure 18.6-6 Operation of 16-bit PPG Mode

#### Setting Procedure Example

Below is an example of procedure for setting the 8/16-bit PPG ch. n.

- Initial setup
  - 1. Set the port output. (DDR)
  - 2. Set the interrupt level. (ILR\*)
  - 3. Select the operating clock, enable the output and interrupt. (PCn1)
  - 4. Select the operating clock, enable the output and interrupt, select the operation mode. (PCn0)
  - 5. Set the cycle. (PPS)
  - 6. Set the duty. (PDS)
  - 7. Set the 8/16-bit PPG output reverse register. (REVC)
  - 8. Start the 8/16-bit PPG. (PPGS)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

#### • Interrupt processing

- 1. Process any interrupt.
- 2. Clear the interrupt request flag. (PCn1:PUF1, PCn0:PUF0)
- 3. Start the 8/16-bit PPG. (PPGS)

#### Registers 18.7

#### This section describes the registers of the 8/16-bit PPG.

#### Table 18.7-1 List of 8/16-bit PPG Registers

Register abbreviation	Register name	Reference
PCn1	8/16-bit PPG timer n1 control register	18.7.1
PCn0	8/16-bit PPG timer n0 control register	18.7.2
PPSn1	8/16-bit PPG timer n1 cycle setting buffer register	18.7.3
PPSn0	8/16-bit PPG timer n0 cycle setting buffer register	18.7.3
PDSn1	8/16-bit PPG timer n1 duty setting buffer register	18.7.4
PDSn0	8/16-bit PPG timer n0 duty setting buffer register	18.7.4
PPGS	8/16-bit PPG start register	18.7.5
REVC	8/16-bit PPG output reverse register	18.7.6

### 18.7.1 8/16-bit PPG timer n1 Control Register (PCn1)

# The 8/16-bit PPG timer n1 control register (PCn1) sets the operating conditions for PPG timer n1.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	PIE1	PUF1	POEN1	CKS12	CKS11	CKS10
Attribute			R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation,

#### [bit5] PIE1: Interrupt request enable bit

This bit controls interrupts of PPG timer n1.

The bit outputs an interrupt request (IRQ) when the counter borrow detection bit (PUF1) and the PIE1 bit are both set to "1".

bit5	Details			
Writing ''0''	Disables the PPG timer n1interrupt.			
Writing "1"	Enables the PPG timer n1interrupt.			

[bit4] PUF1: Counter borrow detection flag bit for PPG cycle downcounter

This bit serves as the counter borrow detection flag for the PPG cycle downcounter of the PPG timer n1. This bit is set to "1" when a counter borrow occurs in 8-bit PPG independent mode or 8-bit prescaler + 8-bit PPG mode.

In 16-bit PPG mode, this bit is not set to "1" even when a counter borrow occurs.

Writing "1" to this bit has no effect on operation. Writing "0" to this bit clears it.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading "0"	Indicates that no counter borrow of PPG timer n1 has been detected.
Reading "1"	Indicates that a counter borrow of PPG timer n1 has been detected.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

[bit3] POEN1: Output enable bit

This bit enables or disables the PPG timer n1 pin output.

Setting this bit to "1" in 16-bit PPG mode sets the PPG timer n1 pin as an output pin. (The setting value of REV01 is output. "L" output is supplied when REV01 is "0".)

bit3	Details
Writing ''0''	The PPG timer n1 pin functions as a general-purpose I/O port.
Writing "1"	The PPG timer n1 pin functions as a PPG output pin.

#### [bit2:0] CKS1[2:0]: Operating clock select bits

These bits select the operating clock for 8-bit downcounter of the PPG timer n1.

The operating clock is generated from the prescaler. For details, see "3.9 Operation of Prescaler".

In 16-bit PPG mode, the settings of these bits have no effect on the operation.

bit2:0	Details (MCLK: machine clock, F <sub>CH</sub> : main clock, F <sub>CRH</sub> : main CR clock, F <sub>MCRPLL</sub> : main CR PLL clock)
Writing ''000''	1 MCLK
Writing ''001''	MCLK/2
Writing ''010''	MCLK/4
Writing "011"	MCLK/8
Writing "100"	MCLK/16
Writing "101"	MCLK/32
Writing "110"	$F_{CH}/2^7$ or $F_{CRH}/2^6$ or $F_{MCRPLL}/2^6$
Writing "111"	$F_{CH}/2^8$ or $F_{CRH}/2^7$ or $F_{MCRPLL}/2^7$

Note: In subclock mode or sub-CR clock mode, since the time-base timer stops operating, setting CKS1[2:0] to "0b110" or "0b111" is prohibited.

### 18.7.2 8/16-bit PPG timer n0 Control Register (PCn0)

The 8/16-bit PPG timer n0 control register (PCn0) sets the operating conditions and the operation mode for PPG timer n0.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	MD1	MD0	PIE0	PUF0	POEN0	CKS02	CKS01	CKS00
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] MD[1:0]: Operating mode bits

These bits select the PPG operation mode.

Do not modify the settings of these bits during counting.

bit7:6	Details					
Writing ''00''	bit PPG independent mode					
Writing ''01''	8-bit prescaler + 8-bit PPG mode					
Writing "10"	16 hit DDC mode					
Writing "11"	16-bit PPG mode					

[bit5] PIE0: Interrupt request enable bit

This bit controls interrupts of PPG timer n0.

In 16-bit PPG mode, use this bit to control the interrupt request of the 8/16-bit PPG.

The bit outputs an interrupt request (IRQ) when the counter borrow detection bit (PUF0) and the PIE0 bit are both set to "1".

bit5	Details				
Writing ''0''	Disables the PPG timer n0 interrupt.				
Writing "1"	Enables the PPG timer n0 interrupt.				

[bit4] PUF0: Counter borrow detection flag bit for PPG cycle downcounter

This bit serves as the counter borrow detection flag for the PPG cycle downcounter of the PPG timer n0. In 16-bit PPG mode, only this bit is effective and the PUF1 bit in the PCn1 register has no effect on

operation.

Note: In 8-bit PPG independent mode or 8-bit prescaler + 8-bit PPG mode, counter borrow detection is always enabled.

Writing "1" to this bit has no effect on operation. Writing "0" to this bit clears it.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading "0"	Indicates that no counter borrow of PPG timer n0 has been detected.
Reading "1"	Indicates that a counter borrow of PPG timer n0 has been detected.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit3] POEN0: Output enable bit

This bit enables or disables the PPG timer n0 pin output.

In 16-bit PPG mode, since the 8/16-bit PPG outputs pulse wave through the PPG timer n0 pin, this bit controls the 8/16-bit PPG output.

bit3 Details				
Writing "0"         The PPG timer n0 pin functions as a general-purpose I/O port.				
Writing "1"	The PPG timer n0 pin functions as a PPG output pin.			

#### [bit2:0] CKS0[2:0]: Operating clock select bits

These bits select the operating clock for 8-bit downcounter of the PPG timer n0.

The operating clock is generated from the prescaler. For details, see "3.9 Operation of Prescaler".

In 8-bit prescaler + 8-bit PPG mode, the rising and falling edge detection pulses from the PPG timer n1 output are used as the count clock for PPG timer n0. Therefore, the settings of these bits have no effect on operation.

In 16-bit PPG mode, use these bits to select the operating clock.

	Details
bit2:0	(MCLK: machine clock, F <sub>CH</sub> : main clock,
	F <sub>CRH</sub> : main CR clock, F <sub>MCRPLL</sub> : main CR PLL clock)
Writing "000"	1 MCLK
Writing "001"	MCLK/2
Writing "010"	MCLK/4
Writing "011"	MCLK/8
Writing "100"	MCLK/16
Writing "101"	MCLK/32
Writing "110"	$F_{CH}/2^7$ or $F_{CRH}/2^6$ or $F_{MCRPLL}/2^6$
Writing "111"	$F_{CH}/2^8$ or $F_{CRH}/2^7$ or $F_{MCRPLL}/2^7$

Note: In subclock mode or sub-CR clock mode, since the time-base timer stops operating, setting CKS0[2:0] to "0b110" or "0b111" is prohibited.

### 18.7.3 8/16-bit PPG timer n1/n0 Cycle Setup Buffer Register (PPSn1/PPSn0)

The 8/16-bit PPG timer n1/n0 cycle setup buffer register (PPSn1/PPSn0) sets the PPG output cycle.

#### Register Configuration

PPSn1								
bit	7	6	5	4	3	2	1	0
Field	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1
PPSn0								
bit	7	6	5	4	3	2	1	0

bit	7	6	5	4	3	2	1	0
Field	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

#### Register Functions

The PPSn1 and PPSn0 registers set the PPG output cycle.

- In 16-bit PPG mode, PPSn1 serves as the upper 8 bits, while PPSn0 serves as the lower 8 bits.
- In 16-bit PPG mode, write the upper bits before the lower bits. When only the upper bits are written, the previously written value is reused in the next load.
- 8-bit mode: Cycle = max. 255  $(0xFF) \times$  Input clock cycle
- 16-bit mode: Cycle = max. 65535 (0xFFFF) × Input clock cycle
- Initialized at reset.
- Do not set the cycle to "0x00" or "0x01" when using the unit in 8-bit PPG independent mode or 8-bit prescaler mode + 8-bit PPG mode
- Do not set the cycle to "0x0000" or "0x0001" when using the unit in 16-bit PPG mode.
- If the cycle settings are modified during the operation, the modified settings will be effective from the next PPG cycle.

### 18.7.4 8/16-bit PPG timer n1/n0 Duty Setup Buffer Register (PDSn1/PDSn0)

The 8/16-bit PPG timer n1/n0 duty setup buffer register (PDSn1/PDSn0) sets the duty of the PPG output.

#### Register Configuration

PDSn1								
bit	7	6	5	4	3	2	1	0
Field	DH7	DH6	DH5	DH4	DH3	DH2	DH1	DH0
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

. 20								
bit	7	6	5	4	3	2	1	0
Field	DL7	DL6	DL5	DL4	DL3	DL2	DL1	DL0
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

#### Register Functions

PDSn0

The PDSn1 and PDSn0 registers set the duty of the PPG output ("H" pulse width when normal polarity).

- In 16-bit PPG mode, PDSn1 serves as the upper 8 bits while PDSn0 serves as the lower 8 bits.
- In 16-bit PPG mode, write the upper bits before the lower bits. When only the upper bits are written, the previously written value is reused in the next load. By writing to PDSn0, PDSn1 is updated.
- Initialized at reset.
- To set the duty to 0%, select "0x00".
- To set the duty to 100%, set it to the same value as the 8/16-bit PPG timer n1/n0 cycle setup register (PPSn0, PPSn1).
- When the 8/16-bit PPG timer n0/n1 duty setup register (PDS) is set to a larger value than the setting value of the 8/16-bit PPG cycle setup buffer register (PPS), the PPG output becomes "L" output in the normal polarity (when the output level inversion bit of 8/16-bit PPG output inversion register is "0").
- If the duty settings are modified during operation, the modified value will be effective from the next PPG cycle.

### 18.7.5 8/16-bit PPG Start Register (PPGS)

The 8/16-bit PPG start register (PPGS) starts or stops the downcounter. The operation enable bit of each channel is assigned to the PPGS register, allowing simultaneous activation of the PPG channels.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	PEN21*	PEN20*	PEN11*	PEN10*	PEN01	PEN00
Attribute	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

\*: Since the number of channels of the 8/16-bit PPG varies among products, these bits may become undefined bits on certain products. For details, refer to the device data sheet.

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5] PEN21: PPG timer 21 (ch. 2) downcounter operation enable bit This bit enables or stops the downcounter operation of PPG timer 21 (ch. 2).

bit5	Details			
Writing "0"Stops the downcounter operation of PPG timer 21 (ch. 2).				
Writing "1"	Enables the downcounter operation of PPG timer 21 (ch. 2).			

[bit4] PEN20: PPG timer 20 (ch. 2) downcounter operation enable bit This bit enables or stops the downcounter operation of PPG timer 20 (ch. 2).

bit4	Details	
Writing "0"	Stops the downcounter operation of PPG timer 20 (ch. 2).	
Writing "1"	Enables the downcounter operation of PPG timer 20 (ch. 2).	

[bit3] PEN11: PPG timer 11 (ch. 1) downcounter operation enable bit This bit enables or stops the downcounter operation of PPG timer 11 (ch. 1).

bit3	Details
Writing "0"	Stops the downcounter operation of PPG timer 11 (ch. 1).
Writing "1"	Enables the downcounter operation of PPG timer 11 (ch. 1).

[bit2] PEN10: PPG timer 10 (ch. 1) downcounter operation enable bit This bit enables or stops the downcounter operation of PPG timer 10 (ch. 1).

bit2	Details	
Writing ''0''	Stops the downcounter operation of PPG timer 10 (ch. 1).	
Writing "1"	Enables the downcounter operation of PPG timer 10 (ch. 1).	

## CHAPTER 18 8/16-BIT PPG 18.7 Registers

### **MB95630H Series**

#### [bit1] PEN01: PPG timer 01 (ch. 0) downcounter operation enable bit

This bit enables or stops the downcounter operation of PPG timer 01 (ch. 0).

bit1	Details		
Writing ''0''	ops the downcounter operation of PPG timer 01 (ch. 0).		
Writing "1"	Enables the downcounter operation of PPG timer 01 (ch. 0).		

#### [bit0] PEN00: PPG timer 00 (ch. 0) downcounter operation enable bit

This bit enables or stops the downcounter operation of PPG timer 00 (ch. 0).

bit0	Details	
Writing ''0''	Stops the downcounter operation of PPG timer 00 (ch. 0).	
Writing "1"	Enables the downcounter operation of PPG timer 00 (ch. 0).	

### 18.7.6 8/16-bit PPG Output Reverse Register (REVC)

The 8/16-bit PPG output reverse register (REVC) reverses the PPG output including the initial level.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	—	_	REV21*	REV20*	REV11*	REV10*	REV01	REV00
Attribute	—	_	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

\*: Since the number of channels of the 8/16-bit PPG varies among products, these bits may become undefined bits on certain products. For details, refer to the device data sheet.

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5] REV21: PPG timer 21 (ch. 2) output level reverse bit This bit selects the output level of PPG timer 21 (ch. 2).

bit5	Details		
Writing ''0''	Selects normal polarity.		
Writing "1"	Selects reverse polarity.		

[bit4] REV20: PPG timer 20 (ch. 2) output level reverse bit This bit selects the output level of PPG timer 20 (ch. 2).

bit4	Details		
Writing ''0''	Selects normal polarity.		
Writing "1"	Selects reverse polarity.		

[bit3] REV11: PPG timer 11 (ch. 1) output level reverse bit

This bit selects the output level of PPG timer 11 (ch. 1).

bit3	Details	
Writing "0"	Selects normal polarity.	
Writing "1"	Selects reverse polarity.	

[bit2] REV10: PPG timer 10 (ch. 1) output level reverse bit This bit selects the output level of PPG timer 10 (ch. 1).

bit2	Details		
Writing ''0''	Selects normal polarity.		
Writing "1"	Selects reverse polarity.		

[bit1] REV01: PPG timer 01 (ch. 0) output level reverse bit This bit selects the output level of PPG timer 01 (ch. 0).

bit1	Details	
Writing "0"	Selects normal polarity.	
Writing "1"	Selects reverse polarity.	

[bit0] REV00: PPG timer 00 (ch. 0) output level reverse bit This bit selects the output level of PPG timer 00 (ch. 0).

bit0	Details	
Writing ''0''	Selects normal polarity.	
Writing ''1''	Selects reverse polarity.	

330

### 18.8 Notes on Using 8/16-bit PPG

#### This section provides notes on using the 8/16-bit PPG.

#### ■ Notes on Using 8/16-bit PPG

• Note on operation

Depending on the timing between the activation of PPG and count clock, an error may occur in the first cycle of the PPG output immediately after the activation. The error varies depending on the count clock selected. The output, however, is performed properly in the succeeding cycles.

#### • Note on interrupts

A PPG interrupt is generated when the interrupt enable bit (PIE1/PIE0) is set to "1" and the interrupt request flag bit (PUF1/PUF0) in the 8/16-bit PPG timer n1/n0 control register (PCn1/PCn0) is also set to "1". Always clear the interrupt request flag bit (PUF1/PUF0) to "0" in the interrupt service routine.

# CHAPTER 19 16-BIT PPG TIMER

This chapter describes the functions and operations of the 16-bit PPG timer.


- 19.1 Overview
- 19.2 Configuration
- 19.3 Channel
- 19.4 Pins
- 19.5 Interrupts
- 19.6 Operations and Setting Procedure Example
- 19.7 Registers
- 19.8 Notes on Using 16-bit PPG Timer

### 19.1 Overview

The 16-bit PPG timer can generate a PWM (Pulse Width Modulation) output or one-shot (square wave) output, and the period and duty of the output waveform can be changed by software freely. The timer can also generate an interrupt when a start trigger occurs or on the rising or falling edge of the output waveform.

#### ■ 16-bit PPG Timer

The 16-bit PPG timer can output the PWM output and the one shot. The output wave form can be reversed by setting the register (Normal polarity  $\leftrightarrow$  Inverted polarity).



- The count operation clock can be selected from 12 different clock sources (MCLK, MCLK/2, MCLK/4, MCLK/8, MCLK/16, MCLK/32, F<sub>CH</sub>/2<sup>7</sup>, F<sub>CH</sub>/2<sup>8</sup>, F<sub>CRH</sub>/2<sup>6</sup>, F<sub>CRH</sub>/2<sup>7</sup>, F<sub>MCRPLL</sub>/2<sup>6</sup> or F<sub>MCRPLL</sub>/2<sup>7</sup>). (MCLK: machine clock, F<sub>CH</sub>: main clock, F<sub>CRH</sub>: main CR clock, F<sub>MCRPLL</sub>: main CR PLL clock)
- Interrupt can be selectively triggered by the following four conditions:
  - Occurrence of a start trigger in the PPG timer
  - Occurrence of a counter borrow in the 16-bit downcounter (cycle match).
  - Rising edge of PPG in normal polarity or falling edge of PPG in inverted polarity
  - Counter borrow, rising edge of PPG in normal polarity, or falling edge of PPG in inverted polarity

### 19.2 Configuration

#### This section describes the configuration of the 16-bit PPG timer.

The number of pins and that of channels of the 16-bit PPG vary among products. For details, refer to the device data sheet.

In this chapter, "n" represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

#### Block Diagram of 16-bit PPG Timer




Figure 19.2-1 Block Diagram of 16-bit PPG Timer

Count clock selector

The clock for the countdown of 16-bit downcounter is selected from eight types of internal count clocks.

• 16 bit downcounter

It counts down with the count clock selected with the count clock selector.

#### • Comparator circuit

The output is kept "H" until the value of 16-bit downcounter is corresponding to the value of the 16-bit PPG duty setting buffer register from the value of 16-bit PPG cycle setting buffer register.

Afterwards, after keep "L" the output until the counter value is corresponding to "1", it keeps counting 16-bit downcounter from the value of 16-bit PPG cycle setting buffer register.

• 16-bit PPG downcounter register (upper/lower) (PDCRHn/PDCRLn)

The value of 16-bit downcounter of 16-bit PPG timer is read.

• 16-bit PPG cycle setting buffer register (upper/lower) (PCSRHn/PCSRLn)

The compare value for the cycle of 16-bit PPG timer is set.

• 16-bit PPG duty setting buffer register (upper/lower) (PDUTHn/PDUTLn)

The compare value for "H" width of 16-bit PPG timer is set.

• 16-bit PPG status control register (upper/lower) (PCNTHn/PCNTLn)

The operation mode and the operation condition of 16-bit PPG timer are set.

#### Input Clock

The 16-bit PPG timer uses the output clock from the prescaler as its input clock (count clock).

### 19.3 Channel

#### This section describes the channel of the 16-bit PPG timer.

#### ■ Channel of 16-bit PPG Timer

Table 19.3-1 and Table 19.3-2 show the pins and registers on a channel of the 16-bit PPG timer respectively.

#### Table 19.3-1 Pins of 16-bit PPG Timer

Pin name	Pin function
PPGn	16-bit PPG timer PPGn output
TRGn	Trigger n input

#### Table 19.3-2 Registers of 16-bit PPG Timer

Register abbreviation	Corresponding register (Name in this manual)
PDCRHn	16-bit PPG downcounter register (upper)
PDCRLn	16-bit PPG downcounter register (lower)
PCSRHn	16-bit PPG cycle setting buffer register (upper)
PCSRLn	16-bit PPG cycle setting buffer register (lower)
PDUTHn	16-bit PPG duty setting buffer register (upper)
PDUTLn	16-bit PPG duty setting buffer register (lower)
PCNTHn	16-bit PPG status control register (upper)
PCNTLn	16-bit PPG status control register (lower)

### 19.4 Pins

#### This section describes the pins of the 16-bit PPG timer.

#### Pins of 16-bit PPG Timer

The pins of the 16-bit PPG timer are the PPGn pin and TRGn pin.

• PPGn pin

This pin serves as a general-purpose I/O port as well as a 16-bit PPG timer output.

PPGn: A PPG waveform is output to this pin. The PPG waveform can be output by using the 16-bit PPG status control register to enable output (PCNTLn:POEN=1).

#### • TRGn pin

TRGn: Used to start the 16-bit PPG timer by the hardware trigger.

### 19.5 Interrupts

The 16-bit PPG timer can generate interrupt requests in the following cases:

- When a trigger or counter borrow occurs
- When a rising edge of PPG is generated in normal polarity
- When a falling edge of PPG is generated in inverted polarity

The interrupt operation is controlled by the IRS[1:0] bits in the PCNTLn register.

#### ■ Interrupts of 16-bit PPG Timer

Table 19.5-1 shows interrupt control bits and interrupt sources of the 16-bit PPG timer.

Table 19.5-1 Interrupt Control Bits and Interrupt Sources of 16-bit PPG Timer

Item	Description
Interrupt flag bit	PCNTLn:IRQF
Interrupt request enable bit	PCNTLn:IREN
Interrupt type select bits	PCNTLn:IRS[1:0]
	PCNTLn:IRS[1:0] = 0b00 Hardware trigger by TRGn pin input of 16-bit downcounter, software trigger and retrigger
	PCNTLn:IRS[1:0] = 0b01 Counter borrow of 16-bit downcounter
Interrupt sources	PCNTLn:IRS[1:0] = 0b10 Rising edge of PPGn output in normal polarity, or falling edge of PPGn output in inverted polarity
	PCNTLn:IRS[1:0] = 0b11 Counter borrow of 16-bit downcounter, rising edge of PPGn output in normal polarity, or falling edge of PPGn output in inverted polarity

When the IRQF bit in the 16-bit PPG status control register (PCNTLn) is set to "1" and interrupt requests are enabled (PCNTLn:IREN = 1) in the 16-bit PPG timer, an interrupt request is generated and output to the controller.

### **19.6 Operations and Setting Procedure Example**

The 16-bit PPG timer can operate in PWM mode or one-shot mode. In addition, a retrigger function can be used in the 16-bit PPG timer.

#### ■ PWM Mode (MDSE Bit in PCNTHn Register = 0)

In PWM mode, the 16-bit PPG cycle setting buffer register (PCSRHn, PCSRLn) values are loaded and the 16-bit downcounter starts down-count operation when a software trigger is input or a hardware trigger by TRGn pin input is input. When the count value reaches "1", the 16-bit PPG cycle setting buffer register (PCSRHn, PCSRLn) values are reloaded to repeat the down-count operation.

The initial state of the PPG output is "L". When the 16-bit downcounter value matches the value set in the duty setting registers, the output changes to "H" synchronizing with count clock. The output changes back to "L" when the "H" was output until the value of duty setting. (The output levels will be reversed if OSEL is set to "1".)

When the retrigger function is disabled (RTRG = 0), software triggers (STRG = 1) are ignored during the operation of the downcounter.

When the downcounter is not running, the maximum time between a valid trigger input occurring and the downcounter starting is as follows.

Software trigger : 1 count clock cycle + 2 machine clock cycles

Hardware trigger by TRGn pin input : 1 count clock cycle + 3 machine clock cycles

The minimum time is as follows.

Software trigger : 2 machine clock cycles

Hardware trigger by TRGn pin input : 3 machine clock cycles

When the downcounter is running, the maximum time between a valid retrigger input occurring and the downcounter restarting is as follows.

Software trigger : 1 count clock cycle + 2 machine clock cycles


Hardware trigger by TRGn pin input : 1 count clock cycle + 3 machine clock cycles

The minimum time is as follows.

Software trigger : 2 machine clock cycles


Hardware trigger by TRGn pin input : 3 machine clock cycles

#### • Invalidating the retrigger (RTRG bit in PCNTHn register = 0)



#### Figure 19.6-1 When Retrigger Is Invalid in PWM Mode

• Validating the retrigger (RTRG bit in PCNTHn register = 1)




#### Figure 19.6-2 When Retrigger Is Valid in PWM Mode

#### One-shot Mode (MDSE Bit in PCNTHn Register = 1)

One-shot operation mode can be used to output a single pulse with a specified width when a valid trigger input occurs. When retriggering is enabled and a valid trigger is detected during the counter operation, the downcounter value is reloaded.


The initial state of the PPGn output is "L". When the 16-bit downcounter value matches the value set in the duty setting registers, the output changes to "H". The output changes back to "L" when the counter reaches "1". (The output levels will be reversed if OSEL is set to "1".)

Invalidating the retrigger (RTRG bit in PCNTHn register = 0)



#### Figure 19.6-3 When Retrigger Is Invalid in One-shot Mode

• Validating the retrigger (RTRG bit in PCNTHn register = 1)




#### Figure 19.6-4 When Retrigger Is Valid in One-shot Mode

#### ■ Hardware Trigger

"Hardware trigger" refers to PPG activation by signal input to the TRGn input pin. When EGS1 and EGS0 are set to "0b11" and the hardware trigger is used with TRGn input, PPG starts operation on a rising edge and halts the operation upon the detection of a falling edge.

Moreover, the PPG timer begins operation of the following rising edge from the beginning.

The operation can be retriggered by a valid TRGn input hardware trigger regardless of the retrigger setting of the RTRG bit when the TRGn input hardware trigger has been selected.



#### Figure 19.6-5 Hardware Trigger in PWM Mode

#### Setting Procedure Example

Below is an example of procedure for setting the 16-bit PPG timer.

- Initial setup
  - 1. Set the interrupt level. (ILR\*)
  - 2. Enable the hardware trigger and interrupts, select the interrupt type, and enable output. (PCNTLn)
  - 3. Select the count clock and the mode, and enable timer operation. (PCNTHn)
  - 4. Set the cycle. (PCSRHn, PCSRLn)
  - 5. Set the duty. (PDUTHn, PDUTLn)
  - 6. Start the PPG by the software trigger. (PCNTHn:STRG = 1)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.
- Interrupt processing
  - 1. Process any interrupt.
  - 2. Clear the interrupt request flag. (PCNTLn:IRQF)

### 19.7 Registers

### This section describes the registers of the 16-bit PPG timer.

#### Table 19.7-1 List of 16-bit PPG Timer Registers

Register abbreviation	Register name	Reference
PDCRHn	16-bit PPG downcounter register (upper)	19.7.1
PDCRLn	16-bit PPG downcounter register (lower)	19.7.1
PCSRHn	16-bit PPG cycle setting buffer register (upper)	19.7.2
PCSRLn	16-bit PPG cycle setting buffer register (lower)	19.7.2
PDUTHn	16-bit PPG duty setting buffer register (upper)	19.7.3
PDUTLn	16-bit PPG duty setting buffer register (lower)	19.7.3
PCNTHn	16-bit PPG status control register (upper)	19.7.4
PCNTLn	16-bit PPG status control register (lower)	19.7.5

### 19.7.1 16-bit PPG Downcounter Register (Upper/Lower) (PDCRHn/PDCRLn)

The 16-bit PPG downcounter register (upper) (PDCRHn) and the 16-bit PPG downcounter register (lower) (PDCRLn) form a 16-bit register that is used to read the count value from the 16-bit PPG downcounter.

#### Register Configuration

PDCRHn								
bit	7	6	5	4	3	2	1	0
Field	DC15	DC14	DC13	DC12	DC11	DC10	DC09	DC08
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0
-								
PDCRLn								
bit	7	6	5	4	3	2	1	0
Field	DC07	DC06	DC05	DC04	DC03	DC02	DC01	DC00
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

These registers form a 16-bit register that is used to read the count value from the 16-bit downcounter. The initial values of the register are all "0".

Always use one of the following procedures to read from this register.

- Use the "MOVW" instruction (use a 16-bit access instruction to read the PDCRHn register address).
- Use the "MOV" instruction and read PDCRHn first and then PDCRLn (reading PDCRHn automatically copies the lower 8 bits of the downcounter to PDCRLn).

This register is read-only and writing a value to this register has no effect on the operation.

Note:

If you use the "MOV" instruction and read PDCRLn before PDCRHn, PDCRLn returns the value from the previous valid read operation. Therefore, the value of the 16-bit downcounter cannot be read correctly.

### 19.7.2 16-bit PPG Cycle Setting Buffer Register (Upper/ Lower) (PCSRHn/PCSRLn)

The 16-bit PPG cycle setting buffer registers are used to set the cycle for the output pulses generated by the PPG.

#### Register Configuration

PCSRHn

bit	7	6	5	4	3	2	1	0
Field	CS15	CS14	CS13	CS12	CS11	CS10	CS09	CS08
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

PCSRLn

bit	7	6	5	4	3	2	1	0
Field	CS07	CS06	CS05	CS04	CS03	CS02	CS01	CS00
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

#### Register Functions

These registers form a 16-bit register which sets the period for the output pulses generated by the PPG. The values set in these registers are loaded to the downcounter.

When writing to these registers, always use one of the following procedures.

effective from the next load of the downcounter.

- Use the "MOVW" instruction (use a 16-bit access instruction to write to the PCSRHn register address).
- Use the "MOV" instruction and write to PCSRHn first and then PCSRLn. If a downcounter load occurs after writing data to PCSRHn (but before writing data to PCSRLn), the previous valid PCSRHn/PCSRLn value will be loaded to the downcounter. If the PCSRHn/PCSRLn value is modified during counting, the modified value will become
- Do not set PCSRHn and PCSRLn to "0x00", or PCSRHn to "0x01" and PCSRLn to "0x01".

Note:

If the downcounter load occurs after the "MOV" instruction is used to write data to PCSRLn before PCSRHn, the previous valid PCSRHn value and newly written PCSRLn value are loaded to the downcounter. It should be noted that as a result, the correct period cannot be set.

### 19.7.3 16-bit PPG Duty Setting Buffer Register (Upper/Lower) (PDUTHn/PDUTLn)

The 16-bit PPG duty setting buffer registers control the duty ratio for the output pulses generated by the PPG.

#### Register Configuration

PDUTHn

bit	7	6	5	4	3	2	1	0
Field	DU15	DU14	DU13	DU12	DU11	DU10	DU09	DU08
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

PDUTLn

bit	7	6	5	4	3	2	1	0
Field	DU07	DU06	DU05	DU04	DU03	DU02	DU01	DU00
Attribute	R/W							
Initial value	1	1	1	1	1	1	1	1

#### Register Functions

These registers form a 16-bit register which controls the duty ratio for the output pulses generated by the PPG. Transfer of the data from the 16-bit PPG duty setting buffer registers to the duty setting registers is performed at the same timing as the downcounter read.

When writing to these registers, always use one of the following procedures.

- Use the "MOVW" instruction (use a 16-bit access instruction to write to the PDUTHn register address).
- Use the "MOV" instruction and write to PDUTHn first and then PDUTLn. If a downcounter load occurs after writing data to PDUTHn (but before writing data to PDUTLn), the value of the 16-bit PPG duty setting buffer registers is not transferred to the duty setting registers.

The relations between the value of the 16-bit PPG duty setting registers and output pulse are explained below.

- When the same value is set in both the 16-bit PPG cycle setting buffer registers and duty setting registers, the "H" level will always be output if normal polarity is set, or the "L" level will always be output if inverted polarity is set.
- When the duty setting registers are set to "0x0000", the "L" level will always be output if normal polarity is set, or the "H" level will always be output if inverted polarity is set.
- When the value set in the duty setting registers is greater than the value in the 16-bit PPG cycle setting buffer registers, the "L" level will always be output if normal polarity is set, and the "H" level will always be output if inverted polarity is set.

### 19.7.4 16-bit PPG Status Control Register (Upper) (PCNTHn)

The 16-bit PPG status control register (upper) enables or disables the 16-bit PPG timer, and controls the software trigger, operating mode, operating clock and output mask.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	CNTE	STRG	MDSE	RTRG	CKS2	CKS1	CKS0	PGMS
Attribute	R/W	W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] CNTE: Timber enable bit

This bit enables or stops the 16-bit PPG timer operation.

When "0" is written to this bit, the 16-bit PPG timer operation stops immediately and the PPGn output goes to the initial level ("L" output if OSEL is "0"; "H" output if OSEL is "1").

When "1" is written to this bit, the 16-bit PPG timer operation is enabled and the 16-bit PPG timer goes to standby to wait for a trigger.

bit7	Details
Writing ''0''	Stops the 16-bit PPG timer operation.
Writing "1"	Enables the 16-bit PPG timer operation.

[bit6] STRG: Software trigger bit

This bit starts the 16-bit PPG timer by software.

With the CNTE bit set to "1", writing "1" to the STRG bit starts the 16-bit PPG timer.

bit6	Details
Read access	The read value is always "0".
Writing ''0''	Has no effect on operation.
Writing "1"	Generates a software trigger.

[bit5] MDSE: Mode select bit

This bit selects the operating mode of the 16-bit PPG timer.

bit5	Details
Writing ''0''	PWM mode
Writing "1"	One-shot mode

Note: While the 16-bit PPG timer is in operation, modifying the setting of this bit is prohibited.

#### [bit4] RTRG: Software retrigger enable bit

This bit enables or disables using the software retrigger function while the 16-bit PPG timer is in operation.

bit4	Details
Writing ''0''	Disables using the software retrigger function while the 16-bit PPG timer is in operation.
Writing "1"	Enables using the software retrigger function while the 16-bit PPG timer is in operation.

#### [bit3:1] CKS[2:0]: Operating clock select bits

These bits select the operating clock for the 16-bit PPG timer.

The operating clock is generated from the prescaler. For details, see "3.9 Operation of Prescaler".

bit3:1	Details (MCLK: machine clock, F <sub>CH</sub> : main clock, F <sub>CBH</sub> : main CR clock, F <sub>MCBPLL</sub> : main CR PLL clock)
Writing "000"	1 MCLK
Writing ''001''	MCLK/2
Writing "010"	MCLK/4
Writing "011"	MCLK/8
Writing "100"	MCLK/16
Writing "101"	MCLK/32
Writing "110"	$F_{CH}/2^7$ or $F_{CRH}/2^6$ or $F_{MCRPLL}/2^6$
Writing "111"	$F_{CH}/2^8$ or $F_{CRH}/2^7$ or $F_{MCRPLL}/2^7$

Note: In subclock mode or sub-CR clock mode, since the time-base timer stops operating, setting CKS[2:0] to "0b110" or "0b111" is prohibited.

#### [bit0] PGMS: PPG output mask enable bit

This bit is used to mask the PPGn output to a specific level regardless of the mode setting (PCNTHn:MDSE), period setting (PCSRHn, PCSRLn), and duty setting (PDUTHn, PDUTLn).

Writing "0" to this bit disables the PPGn output mask function.

Writing "1" to this bit enables the PPGn output mask function. When the PPGn output polarity setting is set to "normal" (PCNTLn:OSEL = 0), the output is always masked to "L".

When the polarity setting is se to "inverted" (PCNTLn:OSEL = 1), the PPGn output is always masked to "H".

bit0	Details	
Writing "0"	Disables the PPGn output mask function.	
Writing "1"	Enables the PPGn output mask function.	

### 19.7.5 16-bit PPG Status Control Register (Lower) (PCNTLn)

The 16-bit PPG status control register (lower) controls the hardware trigger, interrupt, output, and output polarity of the 16-bit PPG timer.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	EGS1	EGS0	IREN	IRQF	IRS1	IRS0	POEN	OSEL
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] EGS1: Hardware trigger enable bit 1

This bit enables or disables stopping the operation of the 16-bit PPG timer at a falling edge of the TRGn input.

bit7	Details
Writing ''0''	Disables stopping the operation of the 16-bit PPG timer at a falling edge of the TRGn input.
Writing "1"	Enables stopping the operation of the 16-bit PPG timer at a falling edge of the TRGn input.

#### [bit6] EGS0: Hardware trigger enable bit 0

This bit enables or disables starting the operation of the 16-bit PPG timer at a rising edge of the TRGn input.

bit6	Details
Writing ''0''	Disables starting the operation of the 16-bit PPG timer at a rising edge of the TRGn input.
Writing "1"	Enables starting the operation of the 16-bit PPG timer at a rising edge of the TRGn input.

#### [bit5] IREN: PPG interrupt request enable bit

This bit enables or disables making the 16-bit PPG timer interrupt request to the interrupt controller.

bit5	Details
Writing ''0''	Disables the 16-bit PPG timer interrupt request.
Writing "1"	Enables the 16-bit PPG timer interrupt request.

[bit4] IRQF: PPG interrupt flag bit

This bit is set to "1" when the 16-bit PPG timer interrupt is generated.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading ''0''	Indicates that no 16-bit PPG timer interrupt has been generated.
Reading "1"	Indicates that a 16-bit PPG timer interrupt has been generated.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit3:2] IRS[1:0]: Interrupt type select bit

These bits select the interrupt source type for the 16-bit PPG timer.

bit3:2	Details
Writing ''00''	Trigger by input, software trigger, or retrigger
Writing "01"	Counter borrow
Writing "10"	Rising edge of 16-bit PPG timer output in normal polarity, or falling edge of 16-bit PPG timer output in inverted polarity
Writing "11"	Counter borrow, rising edge of 16-bit PPG timer output in normal polarity, or falling edge of 16- bit PPG timer output in inverted polarity

[bit1] POEN: Output enable bit

This bit enables or disables the 16-bit PPG timer output pin output.

bit1	Details
Writing ''0''	The 16-bit PPG timer output pin functions as a general-purpose I/O port.
Writing "1"	The 16-bit PPG timer output pin functions as an output pin for the 16-bit PPG timer.

[bit0] OSEL: Output inversion bit

This bit selects the polarity of the 16-bit PPG timer output pin.

When "0" is written to this bit, the PPG output goes to "H" when "L" is output in the internal start and the 16-bit downcounter value matches the duty setting register value, and goes to "L" when a downcounter borrow occurs (normal polarity).

When "1" is written to this bit, the 16-bit PPG timer output is inverted (inverted polarity).

bit0	Details
Writing ''0''	Normal polarity
Writing "1"	Inverted polarity

### 19.8 Notes on Using 16-bit PPG Timer

#### This section provides notes on using the 16-bit PPG timer.

#### ■ Notes on Using 16-bit PPG Timer

• Notes on setting the program

Do not use the retrigger if the same values are set for the cycle and duty. If used, the PPG output will go to the "L" level for one count clock cycle after the retrigger, and then go back to the "H" level when normal polarity has been selected.

If the microcontroller enters a standby mode, the TRGn pin setting may change and cause the device to malfunction. Therefore, disable the timer enable bit (PCNTHn:CNTE = 0) or disable the hardware trigger enable bit (PCNTLn:EGS1 = 0, EGS0 = 0).

When the cycle and duty are set to the same value, an interrupt is generated only once by duty match. Moreover, if the duty is set to a value greater than the value of the period, no interrupt will be generated by a duty match.

While the 16-bit timer is counting, and the software retrigger function is enabled (PCNTHn:RTRG = 1) and the retrigger is selected an interrupt source (PCNTLn:IRS[1:0] = 0b00), never disable the 16-bit PPG timer operation (PCNTHn:CNTE = 0) and enable the software trigger (PCNTHn:STRG = 1) at the same time. Otherwise, even though the 16-bit PPG timer stops operating, the interrupt flag bit may be set by a retrigger.

# CHAPTER 20 16-BIT RELOAD TIMER

This chapter describes the functions and operations of the 16-bit reload timer.

- 20.1 Overview
- 20.2 Configuration
- 20.3 Channel
- 20.4 Pins
- 20.5 Interrupt
- 20.6 Operations and Setting Procedure Example
- 20.7 Registers
- 20.8 Notes on Using 16-bit Reload Timer

### 20.1 Overview

The 16-bit reload timer has two counter operating modes in each of the two clock modes.

The 16-bit reload timer can be used as an interval timer by generating an interrupt when an underflow occurs in the timer.

#### Operation Modes of 16-bit Reload Timer

Table 20.1-1 shows the operation modes of the 16-bit reload timer.

Table 20.1-1 Operation Modes of 16-bit Reload Timer

Clock mode	Counter operating mode	Trigger operation mode	
Internal clock mode	Reload mode	Software trigger operation External trigger input operation	
internal crock mode	One-shot mode	External gate input operation	
Event count mode	Reload mode	Software trigger operation	
(external clock mode)	One-shot mode	Software utgger operation	

#### ■ Internal Clock Mode

Internal clock mode is selected when any value other than "0b111" is set in the count clock setting bits (CSL[2:0]) of the timer control status register upper (TMCSRHn).

In internal clock mode, the following three trigger operation modes are available.

#### Software trigger operation

The count starts when the count enable bit (CNTE) in the timer control status register lower (TMCSRLn) is set to "1" and the software trigger bit (TRG) is set to "1".

• External trigger input operation

When the count enable bit (CNTE) in the timer control status register lower (TMCSRLn) is set to "1", the count will start if a valid edge (rising, falling, or both selectable) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin.

External gate input operation

When the count enable bit (CNTE) in the timer control status register lower (TMCSRLn) is set to "1", the count will start if a valid trigger input level ("L" or "H" selectable) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin.

#### Event Count Mode (External Clock Mode)

When the count clock setting bits (CSL[2:0]) in the timer control status register upper (TMCSRHn) are set to "0b111", the count will start if a valid edge of trigger input (rising, falling, or both) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin. When an external clock is input in regular cycles, the reload timer can also be used as an interval timer.

#### ■ Counter Operating Mode

Reload mode

When an underflow occurs in the 16-bit downcounter ("0x0000"  $\rightarrow$  "0xFFFF"), the value of the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) is loaded to the 16-bit downcounter and the 16-bit reload timer continues counting. In addition, since the interrupt request is output by an underflow, the 16-bit reload timer can be used as the interval timer.

• One-shot mode

An interrupt is generated when an underflow occurs on the 16-bit downcounter.

During counter operation, the TOn pin outputs a square waveform indicating that the counter is currently running.

### 20.2 Configuration

The 16-bit reload timer consists of the following blocks:


- Count clock generation circuit
- Reload control circuit
- Output control circuit
- Operation control circuit
- 16-bit reload timer timer register (TMRHn, TMRLn)
- 16-bit reload timer reload register (TMRLRHn, TMRLRLn)
- 16-bit reload timer control status register (TMCSRHn, TMCSRLn)

The number of pins and that of channels of the 16-bit reload timer vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

#### Block Diagram of 16-bit Reload Timer

Figure 20.2-1 shows the block diagram of the 16-bit reload timer.





• Count clock generation circuit

The count clock for the 16-bit reload timer is generated from the internal clock or TIn pin input signal.

• Reload control circuit

This circuit controls reload operation when the timer is started or an underflow occurs.

• Output control circuit

This circuit controls the inversion of TOn pin output by an underflow of the 16-bit downcounter and the enabling and disabling of TOn pin output.

• Operation control circuit

This circuit controls the starting and stopping of the 16-bit downcounter.

• 16-bit reload timer timer register (upper/lower) (TMRHn/TMRLn)

TMRHn and TMRLn form a 16-bit downcounter. Reading these registers returns the current count value.

• 16-bit reload timer reload register (upper/lower) (TMRLRHn/TMRLRLn)

This register sets the load value to the 16-bit downcounter. The register loads the setting value of the 16-bit reload timer reload register to the 16-bit downcounter to down count.

• 16-bit reload timer control status register (upper/lower) (TMCSRHn/TMCSRLn)

This register controls the count clock, operating mode, clock selection, interrupts, and other aspects of the 16-bit reload timer as well as indicates the current operation status.

#### Input Clock

The 16-bit reload timer uses the output clock from the prescaler or the input signal from the TIn pin as its input clock (count clock).

### 20.3 Channel

#### This section describes the channel of the 16-bit reload timer.

#### ■ Channel of 16-bit Reload Timer

Table 20.3-1 and Table 20.3-2 show the pins and registers on a channel of the 16-bit reload timer respectively.

#### Table 20.3-1 Pins of 16-bit Reload Timer

Pin name	Pin function
TOn	Timer output
TIn	Timer input

#### Table 20.3-2 Registers of 16-bit Reload Timer

Register abbreviation	Corresponding register (Name in this manual)
TMCSRHn	16-bit reload timer control status register (upper)
TMCSRLn	16-bit reload timer control status register (lower)
TMRHn	16-bit reload timer timer register (upper)
TMRLn	16-bit reload timer timer register (lower)
TMRLRHn	16-bit reload timer reload register (upper)
TMRLRLn	16-bit reload timer reload register (lower)

### 20.4 Pins

# This section describes the pins of the 16-bit reload timer and shows the block diagram of these pins.

#### ■ Pins of 16-bit Reload Timer

The pins of the 16-bit reload timer are namely the TIn and TOn pins.

• TIn pin

This pin is used both as a general-purpose I/O port and as the external pulse input pin for the counter (TIn).

- TIn: Any pulse edge input to this pin is counted during counter operation. To use it as the external pulse input pin in counter operation, set the corresponding bit in the port direction register (DDR) to "0".
- TOn pin

This pin is used both as a general-purpose I/O port and as the output pin of the 16-bit reload timer (TOn).

TOn: This pin outputs waveforms of the 16-bit reload timer.

When this pin is used as the 16-bit reload timer output pin, regardless of the setting of the port direction register (DDR), enabling 16-bit reload timer output (TMCSRLn:OUTE = 1) automatically makes this pin function as the 16-bit reload timer output pin to output the waveforms.

### 20.5 Interrupt

The 16-bit reload timer outputs an interrupt request when an underflow occurs on the 16-bit downcounter.

#### ■ Interrupt of 16-bit Reload Timer

Table 20.5-1 shows the interrupt control bit and interrupt source of the 16-bit reload timer.

#### Table 20.5-1 Interrupt Control Bits and Interrupt Sources of 16-bit Reload Timer

Item	Description
Interrupt request flag bit	UF bit in TMCSRLn register
Interrupt request enable bit	INTE bit in TMCSRLn register
Interrupt source	Underflow of downcounter (TMRHn/TMRLn)

The 16-bit reload timer sets the underflow interrupt request flag bit (UF) in the 16-bit reload timer control status register lower (TMCSRLn) to "1" when an underflow occurs in the 16-bit downcounter ("0x0000"  $\rightarrow$  "0xFFFF"). If the underflow interrupt request has been enabled (TMCSRLn:INTE = 1), the interrupt request will be output to the interrupt controller.


### 20.6 Operations and Setting Procedure Example

#### This section describes the operating status of the 16-bit reload timer counter.

#### Operating Status of Counter

The counter status is determined by the value of the count enable bit (CNTE) in the 16-bit reload timer control status register (lower) (TMCSRLn) and the internal signal start trigger wait signal (WAIT). The STOP state (halted), WAIT state (waiting for a start trigger) and RUN state (operating state) can be set.

Figure 20.6-1 shows the status transition of these counters.



#### Figure 20.6-1 Diagram of Counter State Transition

#### Setting Procedure Example

Below is an example of procedure for setting the 16-bit reload timer.

- Initial setup
  - 1. Set the interrupt level. (ILR\*)
  - 2. Set the reload value. (TMRHn/TMRLn)
  - 3. Select the clock. (TMCSRHn:CSL[2:0])
  - 4. Select the operating mode. (TMCSRHn:MOD[2:0])
  - 5. Enable the output. (TMCSRLn:OUTE = 1)
  - 6. Select the output level. (TMCSRLn:OUTL)
  - 7. Select reload. (TMCSRLn:RELD)
  - 8. Enable a count. (TMCSRLn:CNTE = 1)
  - 9. Perform the software trigger. (TMCSRLn:TRG = 1)
  - 10. Enable underflow interrupt. (TMCSRLn:INTE = 1).
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

#### Interrupt processing

- 1. Clear the underflow interrupt request flag. (TMCSRLn:UF=0)
- 2. Disable underflow interrupt. (TMCSRLn:INTE = 0)
- 3. Process any interrupt.
- 4. Enable underflow interrupt. (TMCSRLn:INTE = 1)

### 20.6.1 Internal Clock Mode

In this mode, the 16-bit downcounter counts down while being synchronized with the internal count clock, and outputs an interrupt request to the interrupt controller every time an underflow occurs ("0x0000"  $\rightarrow$  "0xFFFF"). In addition, the TOn pin can output the toggle waveform.

#### Setting Internal Clock Mode

The timer requires the register settings shown in Figure 20.6-2 to operate as an interval timer.




Figure 20.6-2 Internal Clock Mode Setup

#### ■ Operation of Internal Clock Mode (Reload Mode)

When "1" is set to the count enable bit (CNTE) to enable counting, and the timer is started by setting "1" to the software trigger bit (TRG) or by an external trigger, the value set in the 16-bit reload timer reload register (upper/lower) (TMRLRHn/TMRLRLn) is reloaded to the 16-bit downcounter and downcounting starts. If counting is enabled when the count enable bit (CNTE) and software trigger bit (TRG) are set to "1" at the same time, the counting starts at the same time.

If the reload select bit (RELD) is "1", the value of the 16-bit reload timer reload register (upper/lower) (TMRLRHn/TMRLRLn) is reloaded to the 16-bit downcounter and the count continues when the 16-bit counter underflows ("0x0000"  $\rightarrow$  "0xFFFF"). If the underflow interrupt request flag bit (UF) is "1" when the underflow interrupt request enable bit (INTE) is set to "1", an interrupt request is output.

The TOn pin can output a toggle waveform that is inverted every time an underflow occurs.

• Software trigger operation

When the count enable bit (CNTE) is set to "1", setting "1" to the software trigger bit (TRG) starts counting.

Figure 20.6-3 shows the software trigger operation in reload mode.

#### Figure 20.6-3 Count Operation in Reload Mode (Software Trigger Operation)

Count clock	
Counter	<u> </u>
Data load signal	Reload data Reload data Reload data Reload data
UF bit	l
CNTE bit	
TRG bit	
TOn pin	·

• External trigger input operation

The count starts when the count enable bit (CNTE) is set to "1" and a valid edge of trigger input (rising, falling, or both selectable) set by the operating mode select bits (MOD[2:0]) is input to the TIn pin.

The timer start with the software trigger becomes effective as well as the one with an external trigger.

Figure 20.6-4 shows the external trigger input operation in reload mode.

#### Count clock (0000) -1 <u>)</u> (0000) -1 ( 0000 -1 Counter Reload data Reload data Reload data Reload data Data load signa UF bit CNTE bit TIn pin TOn pin

### Figure 20.6-4 Count Operation in Reload Mode (External Trigger Input Operation)

#### • Gate input operation

The count starts when the count enable bit (CNTE) is set to "1" and the software trigger bit (TRG) is also set to "1".

The timer continues counting while the valid gate input level ("L" or "H" selectable) set by the operating mode select bits (MOD[2:0]) is being input to the TIn pin.

The timer start with the software trigger becomes effective as well as the one with an external trigger.

Figure 20.6-5 shows the gate input operation in reload mode.

## CHAPTER 20 16-BIT RELOAD TIMER 20.6 Operations and Setting Procedure Example

Count clock	
Counter	Reload data / -1 / -1 / -1 / 0000 / / -1 / -1
Data load signal	Reload data
UF bit	Ϊ
CNTE bit	
TRG bit	
TIn pin	
TOn pin	

#### Figure 20.6-5 Count Operation in Reload Mode (External Gate Input Operation)

#### ■ Operation of Internal Clock Mode (One-shot Mode)

When the count enable bit (CNTE) is set to "1" and the software trigger bit (TRG) is set to "1" or the valid edge (rising, falling or both edges selectable) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin, the value set in the 16-bit reload timer reload register is reloaded to the 16-bit downcounter and down-counting starts. When the count enable bit (CNTE) and software trigger bit (TRG) are set to "1" at the same time and then counting is enabled, the count is started simultaneously.

If the reload select bit (RELD) is "0", the 16-bit counter halts at "0xFFFF" when the 16-bit counter underflows ("0x0000"  $\rightarrow$  "0xFFFF"). In this case, the underflow interrupt request flag bit (UF) is set to "1" and if the underflow interrupt request enable bit (INTE) is "1", an interrupt request is output.

A square waveform can be output from the TOn pin to indicate that the count is in progress.

#### • Software trigger operation

The count starts when the count enable bit (CNTE) is "1" and the software trigger bit (TRG) is set to "1".

Figure 20.6-6 shows the software trigger operation in one-shot mode.

Count clock	
Counter	<u> </u>
Data load signal	Reload data
UF bit	<u> </u>
CNTE bit	
TRG bit	
TOn pin	
	Wait for start trigger input

#### Figure 20.6-6 Count Operation in One-shot Mode (Software Trigger Operation)

#### • External trigger input

The count starts when the count enable bit (CNTE) is "1" and the valid edge of trigger input (rising, falling, or both edges) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin.

Figure 20.6-7 shows the external trigger input operation in one-shot mode.

#### Figure 20.6-7 Count Operation in One-shot Mode (External Trigger Input Operation)

Count clock	
Counter	))( -1 )()(0000)(FFFF )()( -1 )()(0000)(FFFF
Data load signal	Reload data
UF bit	·₽
CNTE bit	
TIn pin	
TOn pin	
	Wait for start trigger input

#### • Gate input operation

The count starts when the count enable bit (CNTE) is "1" and the software trigger bit (TRG) is also set to "1".

The timer continues counting as long as the trigger input enable level ("L" or "H" selectable) specified by the operating mode select bits (MOD[2:0]) is input to the TIn pin.

Figure 20.6-8 shows the external gate input operation in one-shot mode.

#### Figure 20.6-8 Count Operation in One-shot Mode (External Gate Input Operation)

Count clock	
Counter	X -1 X (0000 FFFF X X -1 X -1
Data load signal	Reload data
UF bit	
CNTE bit	
TRG bit	
TIn pin	
TOn pin	
	Wait for start trigger input

### 20.6.2 Event Count Mode

In this mode, the 16-bit downcounter counts down each time the valid edge is detected on the pulses input to the Tln pin, and an interrupt request is output to the interrupt controller when an underflow occurs (" $0x0000" \rightarrow "0xFFFF"$ ). In addition, a toggle waveform or square waveform can be output from the TOn pin.

#### Event Count Mode Setup

The timer requires the register settings shown in Figure 20.6-9 to operate as an event counter.




Figure 20.6-9 Event Count Mode Setup

#### Event Count Mode

The value set in the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) is reloaded to the 16-bit counter when the count enable bit (CNTE) is set to "1" and the software trigger bit (TRG) is set to "1". The counter counts each time the valid edge (rising, falling, or both edges selectable) is detected on the pulses input to the TIn pin (external count clock).

#### • Operation of reload mode

If the reload select bit (RELD) is "1", the value set in the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) is reloaded to the 16-bit counter and the count continues when the 16-bit counter underflows ("0x0000"  $\rightarrow$  "0xFFFF").

The underflow interrupt request flag bit (UF) in the 16-bit reload timer control status register (lower) (TMCSRLn) is set to "1" when an underflow occurs (" $0x0000" \rightarrow "0xFFFF"$ ) in the 16-bit counter, and an interrupt request is output if the underflow interrupt enable bit (INTE) is set to "1".

The TOn pin can output a toggle waveform that is inverted each time an underflow occurs. Figure 20.6-10 shows the count operation in reload mode.

#### CHAPTER 20 16-BIT RELOAD TIMER 20.6 Operations and Setting Procedure Example

### **MB95630H Series**

-	-		-
TIn pin			
Counter	<u> </u>	(0000) <u> </u>	0/ <u> </u> / −1 / /
Data load signal	Reload data	Reload data	Reload data
UF bit	ſ		<u>_</u>
CNTE bit			
TRG bit			
TOn pin	·		

#### Figure 20.6-10 Count Operation in Reload Mode (Event Count Mode)

#### • Operation of one-shot mode

If the reload select bit (RELD) is "0", the value of the 16-bit counter halts at "0xFFFF" when the 16-bit counter underflows ("0x0000"  $\rightarrow$  "0xFFFF").

An interrupt request is output when the underflow request flag bit (UF) in the 16-bit reload timer control status register (lower) (TMCSRLn) is set to "1" with the underflow interrupt enable bit (INTE) set to "1".

The TOn pin outputs a square waveform indicating that counting is in progress. Figure 20.6-11 shows the count operation in one-shot mode.

#### Figure 20.6-11 Counter Operation in One-shot Mode (Event Count Mode)

TIn pin	
Counter	( , ) -1 ) (0000) (FFFF ) ( , ) -1 ) (0000) (FFFF
Data load signal	Reload data
UF bit	î
CNTE bit	
TRG bit	
TOn pin	
	Wait for start trigger input

### 20.7 Registers

### This section describes the registers of the 16-bit reload timer.

Register abbreviation	Register name	Reference
TMCSRHn	16-bit reload timer control status register (upper)	20.7.1
TMCSRLn	16-bit reload timer control status register (lower)	20.7.2
TMRHn	16-bit reload timer timer register (upper)	20.7.3
TMRLn	16-bit reload timer timer register (lower)	20.7.3
TMRLRHn	16-bit reload timer reload register (upper)	20.7.4
TMRLRLn	16-bit reload timer reload register (lower)	20.7.4

#### Table 20.7-1 List of 16-bit Reload Timer Registers

### 20.7.1 16-bit Reload Timer Control Status Register (Upper) (TMCSRHn)

The 16-bit reload timer control status register (upper) (TMCSRHn) sets the operating mode and operating conditions of the 16-bit reload timer.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	—	_	CSL2	CSL1	CSL0	MOD2	MOD1	MOD0
Attribute	—	_	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation,

[bit5:3] CSL[2:0]: Count clock select bits

These bits select the count clock for the 16-bit reload timer.

When a value between "0b000" and "0b110" inclusive is written to these bits, the 16-bit reload timer counts with the internal clock (internal clock mode). The internal clock is generated by the prescaler. For details, see "3.9 Operation of Prescaler".

When "0b111" is written to these bits, the 16-bit reload timer counts with the edge of the external event clock (event count mode).

bit5:3	Details			
DII5.3	Operating mode	Count clock*		
Writing "000"		1 MCLK		
Writing ''001''		MCLK/2		
Writing ''010''		MCLK/4		
Writing ''011''	Internal clock mode	MCLK/8		
Writing "100"		MCLK/16		
Writing "101"		MCLK/32		
Writing "110"		$F_{CH}\!/\!2^7$ or $F_{CRH}\!/\!2^6$ or $F_{MCRPLL}\!/\!2^6$		
Writing "111"	Event count mode	External clock		

\*: MCLK: machine clock F<sub>CH</sub>: main clock

F<sub>CH</sub>. main clock F<sub>MCRPLL</sub>: main CR PLL clock

F<sub>CRH</sub>: main CR clock

#### [bit2:0] MOD[2:0]: Operating mode select bits

These bits set the operating conditions of the 16-bit reload timer.

- Internal clock mode (CSL[2:0] = any value between 0b000 and 0b110 inclusive) Select the input pin function with the MOD2 bit. When the MOD2 bit is "0",
  - The TIn pin functions as a trigger input pin.
  - Select the edge to be detected using the MOD[1:0] bits.
  - When the edge selected in MOD[1:0] is detected, the value set to the 16-bit reload timer reload register (upper/lower) (TMRLRHn/TMRLRLn) is reloaded to the 16-bit reload timer timer register (upper/lower) (TMRHn/TMRLn), and the 16-bit reload counter starts counting using TMRHn/TMRLn.

When the MOD2 bit is "1",

- The TIn pin functions as a gate input pin.
- The setting of the MOD1 bit is invalid.
- Select the valid signal level ("H" or "L") with the MOD0 bit. The 16-bit reload timer counts using TMRHn/TMRLn only while the valid signal level is being input.

Note: When the MOD[2:0] bits are "0b000", external pin input becomes invalid. In this case, use the TRG bit to start the 16-bit reload timer by using the software.

bit2:0	Details (Internal clock mode)				
DILZ.0	TIn pin function	Valid edge/level			
Writing ''000''	External pin input invalid	—			
Writing ''001''		Rising edge			
Writing ''010''	Trigger input	Falling edge			
Writing "011"		Both edges			
Writing "100"		"L" level			
Writing "101"	Gate input	"H" level			
Writing "110"	Gate input	"L" level			
Writing "111"		"H" level			

- Event count mode (CSL[2:0] = 0b111)
  - The MOD2 bit is always set to "0".
  - The external event clock is input from the TIn pin.
  - Select the edge to be detected using the MOD[1:0] bits.

bit2:0	Details (Event count mode)					
DIIZ.0	TIn pin function					
Writing ''000''	External pin input invalid	_				
Writing ''001''		Rising edge				
Writing "010"	Trigger input	Falling edge				
Writing "011"		Both edges				
Writing "100"						
Writing "101"	Satting prohibited					
Writing "110"	Setting prohibited					
Writing "111"						

### 20.7.2 16-bit Reload Timer Control Status Register (Lower) (TMCSRLn)

The 16-bit reload timer control status register (lower) (TMCSRLn) sets the operating conditions of the 16-bit reload timer, enables or disables counting, controls interrupts, and checks the interrupt request status.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field		OUTE	OUTL	RELD	INTE	UF	CNTE	TRG
Attribute	_	R/W	R/W	R/W	R/W	R/W	R/W	W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] Undefined bit

The read value is always "0". Writing a value to this bit has no effect on operation.

#### [bit6] OUTE: Timer output enable bit

This bit sets the TOn pin function of the 16-bit reload timer.

bit6	bit6 Details		
Writing "0" The TOn pin functions as a general-purpose I/O port.			
Writing "1"	The TOn pin functions as the 16-bit reload timer output pin.		

#### [bit5] OUTL: Pin output level select bit

This bit selects the output level of the output pin of the 16-bit reload timer.

bit5	Details					
DIIS	One-shot mode (TMCSRLn:RELD = 0)					
Writing "0"	The output pin outputs "H" level square waveform while the 16-bit reload timer is counting.	reload timer is started, and then toggles				
Writing "1"	The output pin outputs "L" level square waveform while the 16-bit reload timer is counting.					

#### [bit4] RELD: Reload select bit

This bit selects the reload operation to be executed when an underflow occurs.

When "0" is written to this bit, the 16-bit reload timer enters one-shot mode. In one-shot mode, when an underflow occurs, the 16-bit reload timer stops counting.

When "1" is written to this bit, the 16-bit reload counter enters reload mode. In reload mode, when an underflow occurs, the value set to the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) is loaded to the 16-bit reload timer timer register (TMRHn/TMRLn), and the 16-bit reload timer continues counting.

bit4	Details
Writing ''0''	One-shot mode
Writing "1"	Reload mode

[bit3] INTE: Underflow interrupt request enable bit This bit enables or disables the underflow interrupt.

bit3	Details			
Writing ''0''	isables the underflow interrupt.			
Writing "1"	Enables the underflow interrupt.			

#### [bit2] UF: Underflow interrupt request flag bit

This bit indicates whether an underflow has occurred in the 16-bit reload timer.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit2	Details
Reading ''0''	Indicates that no underflow has occurred in the 16-bit reload timer.
Reading "1"	Indicates that an underflow has occurred in the 16-bit reload timer.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit1] CNTE: Count enable bit

This bit enables or disables the counting operation of the 16-bit reload timer.

When "0" is written to this bit, the 16-bit reload timer stops counting.

When "1" is written to this bit, the 16-bit reload timer enters the start trigger wait state. When a start trigger is input, the 16-bit reload counter starts counting.

bit1	Details			
Writing ''0''	"0" Stops the 16-bit reload timer counting operation.			
Writing "1" Enables the 16-bit reload timer counting operation (start trigger wait state).				

#### [bit0] TRG: Software trigger bit

This bit enables using the software to start the 16-bit reload timer, and is valid only when the 16-bit reload timer operation is enabled (CNTE = 1).

Writing "0" to this bit has no effect on operation.

When "1" is written to this bit, the value set to the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) is reloaded to the 16-bit reload timer timer register (TMRHn/TMRLn), and then the 16-bit reload timer starts counting from the next count clock input.

Note: Writing "1" to this bit and the CNTE bit simultaneously starts the 16-bit reload timer counting operation.

The read value of this bit is always "0". However, this bit keeps reading "1" from the point at which "1" is written to this bit to start the 16-bit reload timer to the point at which the 16-bit reload timer starts counting.

bit0	Details
Read access	The read value is always "0".
Writing ''0''	Has no effect on operation.
Writing ''1''	The 16-bit reload timer starts counting from the next count clock input after the value set in TMRLRHn/TMRLRLn is reloaded to TMRHn/TMRLn.

### 20.7.3 16-bit Reload Timer Timer Register (Upper/Lower) (TMRHn/TMRLn)

The 16-bit reload timer timer register (upper/lower) (TMRHn/TMRLn) reads the count value of the 16-bit downcounter.

#### Register Configuration

TMRHn								
bit	7	6	5	4	3	2	1	0
Field	D15	D14	D13	D12	D11	D10	D9	D8
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
TMRLn								
bit	7	6	5	4	3	2	1	0
Field	D7	D6	D5	D4	D3	D2	D1	D0
Attribute	R/W							

0

#### Register Functions

0

0

0

The 16-bit reload timer timer register reads the count value of the 16-bit downcounter.

If the counting operation has already been enabled (TMCSRLn:CNTE = 1) when the 16-bit reload timer starts counting, the value set to the 16-bit reload timer reload register is reloaded to the 16-bit reload timer timer register, and then the 16-bit reload timer starts downcounting.

0

0

0

0

#### Notes:

Initial value

- This register can read the count value even during the counting operation of the 16-bit reload timer. To read this register, use a word transfer instruction, or read the upper byte of this register first and then its lower byte. The circuit of the 16-bit reload timer timer register is configured so that the lower byte value is saved when the upper byte value is read.
- This register is read-only and located at the same address as the 16-bit reload timer reload register. Therefore, a write access to this register becomes a write access to the 16-bit reload timer reload register.

### 20.7.4 16-bit Reload Timer Reload Register (Upper/Lower) (TMRLRHn/TMRLRLn)

The 16-bit reload timer reload register (upper/lower) (TMRLRHn/TMRLRLn) sets the reload value for the 16-bit downcounter. The value written to this register is reloaded to the 16-bit downcounter for downcounting.

#### Register Configuration

TMRLRHn								
bit	7	6	5	4	3	2	1	0
Field	D15	D14	D13	D12	D11	D10	D9	D8
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0
TMRLRLn								
bit	7	6	5	4	3	2	1	0
Field	D7	D6	D5	D4	D3	D2	D1	D0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

The 16-bit reload timer reload register sets the reload value to be reloaded to the 16-bit downcounter.

The value set to the 16-bit reload timer reload register is reloaded to the 16-bit downcounter for downcounting when the 16-bit reload timer starts or when an underflow occurs. In addition, the value of this register can be modified during the counting operation of the 16-bit reload timer.

#### Notes:

- A value can be written to this register even during the counting operation of the 16-bit reload timer. To write a value to this register, use a word transfer instruction, or write the upper byte of this register first and then its lower byte. The 16-bit reload timer reload register has a circuit configured so that the upper byte value becomes valid when a value is written to the lower byte.
- This register is write-only and located at the same address as the 16-bit reload timer timer register. Therefore, a read access to this register becomes a read access to the 16-bit reload timer timer register.

### 20.8 Notes on Using 16-bit Reload Timer

This section provides notes on using the 16-bit reload timer.

#### ■ Notes on Using 16-bit Reload Timer

- Notes on setting the program
  - The 16-bit reload timer timer register (TMRHn/TMRLn) can read the count value even during the counting operation of the 16-bit reload timer. To read this register, use a word transfer instruction, or read the upper byte of this register first and then its lower byte.
  - A value can be written to the 16-bit reload timer reload register (TMRLRHn/TMRLRLn) even during the counting operation of the 16-bit reload timer. To write a value to this register, use a word transfer instruction, or write the upper byte of this register first and then its lower byte.
- Notes on interrupts

With the underflow interrupt request enabled (TMCSRLn:INTE = 1), if the underflow interrupt request flag bit (UF) in the 16-bit reload timer control status register (lower) (TMCSRLn) is set to "1", the CPU cannot wake up from the interrupt service routine. Therefore, always clear the UF bit in the interrupt service routine.

376

# CHAPTER 21 MULTI-PULSE GENERATOR

This chapter describes the specifications and operations of the multi-pulse generator.

- 21.1 Overview
- 21.2 Block Diagram
- 21.3 Pins
- 21.4 Interrupts
- 21.5 Operations
- 21.6 Registers
- 21.7 Notes on Using Multi-pulse Generator
- 21.8 Sample Program for Multi-pulse Generator

## 21.1 Overview

The multi-pulse generator consists of a 16-bit PPG timer, a 16-bit reload timer and a waveform sequencer. By using the waveform sequencer, 16-bit PPG timer output signal can be directed to multi-pulse generator output (OPT5 to OPT0) according to the input signal of the multi-pulse generator (SNI2 to SNI0). Meanwhile, the OPT5 to OPT0 output signal can be hardware terminated by DTTI input in case of emergency. The OPT5 to OPT0 output signals are synchronized with the PPG signal in order to eliminate the unwanted glitch. For details of the 16-bit PPG timer and the 16-bit reload timer, see "CHAPTER 19 16-BIT PPG TIMER" and "CHAPTER 20 16-BIT RELOAD TIMER" respectively.

#### ■ Function of Waveform Sequencer

• Output signal control

With waveform sequencer, it is possible to generate 16-bit PPG timer waveform output and DC chopper waveform output at the multi-pulse generator output (OPT5 to OPT0).

- When an effective edge of the input signal from multi-pulse generator position detect input (SNI2 to SNI0) or when an underflow occurs in the 16-bit reload timer or when the OPDBRH0 and OPDBRL0 registers are set, data of one pair of the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) is loaded to the 16-bit MPG output data register (upper) (OPDUR) and the 16-bit MPG output data register (lower) (OPDLR).
- The 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) determines the 16bit PPG timer output to which OPT output (OPT5 to OPT0). By loading different 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), various combination of OPT outputs (OPT5 to OPT0) can be obtained.
- Therefore, the 16-bit PPG timer output can be presented/absented at multi-pulse generator output (OPT5 to OPT0) or switch the PPG timer output signal from one OPT output to another OPT output according to the sequence set in the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) and 12 pairs of 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx). Meanwhile, the 16-bit reload timer can insert a delay when switch OPT output.
- Table 21.1-1 shows the combination the data transfer from the OPDBRHx and OPDBRLx registers to the OPDUR and OPDLR registers.

#### Table 21.1-1 Data Transfer from OPDBRHx and OPDBRLx to OPDUR and OPDLR

Combination	Data transfer from OPDBRHx and OPDBRLx to OPDUR and OPDLR
1	Data transfer from OPDBRH0 and OPDBRL0 to OPDUR and OPDLR after values are written to OPDBRH0 and OPDBRL0 by software.
2	Triggered by the16-bit reload timer underflow.
3	Triggered by the position detection input (SNI2 to SNI0).
4	Triggered by the 16-bit reload timer underflow. The 16-bit reload timer is started by the position detection comparison circuit.
5	Triggered either by the 16-bit reload timer underflow, or by the position detection input.

- In the waveform sequencer, there is a 16-bit timer that can be used to measure the speed of the motor and disable the OPT output in case of position detect missing.
- Forced stop control using DTTI pin input External pin control can be performed through DTTI pin input. (The pin level can be set by each pin or software.) There is selectable noise filter for DTTI input. Table 21.1-2 shows the noise width for noise filter of DTTI pin.


Table 21.1-2 Noise Width for Noise Filter


Selection	Noise width for DTTI and SNI2 to SNI0 pins
1	Cancels 4-cycle noise.
2	Cancels 8-cycle noise.
3	Cancels 16-cycle noise.
4	Cancels 32-cycle noise.


#### • PPG synchronization for output signal

In order to avoid short pulse (or glitch) during sequencer state changes, the write timing (WTO) needs to be delayed and synchronized with the next coming edge of PPG output waveform. See Figure 21.1-1 and Figure 21.1-2 for details. This function can be enabled or disabled by software. The WTS[1:0] bits in the 16-bit MPG input control register (upper) (IPCUR) are used to disable this function and to select the polarity of the PPG edge to synchronize with.









Note:

Directly changing from one PPG synchronization mode to another PPG synchronization mode (e.g. from rising-edge synchronization to falling-edge synchronization or vice versa) is prohibited. To change from one PPG synchronization mode to another PPG synchronization mode, disable PPG edge synchronization temporarily before changing to another PPG synchronization mode.

Input position detect control

The input signal at the multi-pulse generator input pins (SNI2 to SNI0) is used to detect the rotor position of the DC motor. There is a noise filter for all SNI2 to SNI0 input and Table 21.1-2 shows the noise width for noise filter of SNI2 to SNI0 pins. The followings are conditions for the input position detect circuit:

- 3 edge selection for all SNI2 to SNI0; Rising edge, falling edge and both edges.
- Compare the levels of SNI2 to SNI0 inputs with RDA[2:0] bits in the output data register upper (OPDUR:RDA[2:0]).

After above condition met, the writing timing signal will be generated for the data transfer between the OPDBRHx and OPDBRLx registers and the OPDUR and OPDLR registers.

Furthermore, the edge detection for individual input (SNI2 to SNI0) can be disable/enable.

## 21.2 Block Diagram

Figure 21.2-1 shows the block diagram of the multi-pulse generator and Figure 21.2-2 the block diagram of the waveform sequencer.

#### Block Diagram of Multi-pulse Generator




Figure 21.2-1 Block Diagram of Multi-pulse Generator

\*1: The dotted line represents the TI1 path. The 16-bit reload time can be used independently of the multipulse generator.

\*2: See "■ Multi-pulse Generator Interrupt Sources" in "21.4 Interrupts".

• 16-bit PPG timer

The 16-bit PPG timer is used to provide the PPG signal for the waveform sequencer. Details of the 16-bit PPG timer are described in "CHAPTER 19 16-BIT PPG TIMER".


#### • 16-bit reload timer

The 16-bit reload timer is used to act as the interval timer for the waveform sequencer. Details of the 16-bit reload timer are described in "CHAPTER 20 16-BIT RELOAD TIMER".

#### • Waveform sequencer

The waveform sequencer is the core of the multi-pulse generator, which can generate various waveforms. Its block diagram is shown in Figure 21.2-2.

#### Block Diagram of Waveform Sequencer



#### Figure 21.2-2 Block Diagram of Waveform Sequencer

\*: See "■ Multi-pulse Generator Interrupt Sources" in "21.4 Interrupts".

• 16-bit timer

The 16-bit timer is used to act as an interval timer for motor speed checking and abnormal detection timer for controlling a DC sensorless motor. The detail is shown in Figure 21.2-3.

Comparison circuit

The comparison circuit is used to compare the RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR) with the CPD[2:0] bits in the 16-bit MPG input control register (upper) (IPCUR) for motor direction change. A compare match interrupt is generated when a match is happened.

Data write control unit

The data write control unit is used to generate the write signal (WTO) for transferring data from the output data buffer register upper (OPDBRHx) and output data buffer register lower (OPDBRLx) to the 16-bit MPG output data register (upper) (OPDUR) and 16-bit MPG output data register (lower) (OPDLR). The detail is shown in Figure 21.2-4.

Decoder

The decoder is used to decode the BNKF bit and RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR) to select which pair of the 16-bit MPG output data buffer register (upper) and 16-bit MPG output data buffer register (lower) (OPDBRHx and OPDBRLx) is loaded to the 16-bit MPG output data register (upper) and the 16-bit MPG output data register (lower) (OPDUR and OPDLR).

DTTI control

The DTTI control is used to stop the multi-pulse generator output in case of emergency, which is triggered by an "L" level input of the DTTI pin.

Noise filter

The noise filter is used to filter out the noise of the input signal in which there are four types of sampling clock for selection.

Output control unit

The output control unit is used to enable or disable waveform output to the multi-pulse generator output pins (OPT5 to OPT0).

#### Position detect circuit

The position detect circuit is used to detect the edge/level of the position input (SNI2 to SNI0). The detail is shown in Figure 21.2-5.

• Sync circuit

The sync circuit is used to synchronize the OPT5 to OPT0 outputs with the PPG signal.

• 16-bit MPG noise cancellation control register (NCCR)

The 16-bit MPG noise cancellation control register (NCCR) is used to select one of four sampling clock for the noise filter.

 16-bit MPG output control register (upper) (OPCUR) and 16-bit MPG output control register (lower) (OPCLR)

The 16-bit MPG output control register (upper) (OPCUR) and the 16-bit MPG output control register (lower) (OPCLR) are registers that enable the write timing interrupt and flag, position detect interrupt and flag, set the data transfer method, and control the output of the OPT5 to OPT0 pins and the input of the DTTI pin.


• 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx)

The output data buffer register is composed of 12 pairs of registers (OPDBRHB and OPDBRLB to OPDBRH0 and OPDBRL0). OPDBRHx is the upper byte register and OPDBRLx the lower byte register. When a write signal is generated in the data write control circuit, the values of the OPDBRHx register and OPDBRLx register specified by the BNKF bit and the RDA[2:0] bits are transferred to the 16-bit MPG output data register (upper) (OPDUR) and the 16-bit MPG output data register (lower) (OPDLR). However, when the value of the OPS[2:0] bits are "0b000", regardless of the settings of the BNKF bit and RDA[2:0] bits, the values of the OPDBRHx register and OPDBRLx register are always output to the OPDUR register and OPDBRLx register.

 16-bit MPG output data register (upper) (OPDUR) and 16-bit MPG output data register (lower) (OPDLR)

The 16-bit MPG output data register (upper) (OPDUR) and the 16-bit MPG output data register (lower) (OPDLR) are used to store the output data to the OPT5 to OPT0 pins.

#### Block Diagram of 16-bit Timer



#### Figure 21.2-3 Block Diagram of 16-bit Timer

16-bit up counter

The 16-bit up counter will be cleared when the match is happened between the count value and the Compare Clear register.

Compare circuit

The compare circuit is used to compare the count value of the 16-bit up counter and the 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR).

 16-bit MPG compare clear register (upper) (CPCUR) and 16-bit MPG compare clear register (lower) (CPCLR)

The 16-bit MPG compare clear register (upper) (CPCUR) and the 16-bit MPG compare clear register (lower) (CPCLR) are used to store the 16-bit value which is used to compare the value of the 16-bit up counter.

 16-bit MPG timer buffer register (upper) (TMBUR) and 16-bit MPG timer buffer register (lower) (TMBLR)

The 16-bit MPG timer buffer register (upper) (TMBUR) and the 16-bit MPG timer buffer register (lower) (TMBLR) are used store the value of the 16-bit up counter when a write timing interrupt or position detect interrupt occurs.

• 16-bit MPG timer control status register (TCSR)

The 16-bit MPG timer control status register (TCSR) is used to control the operation of the 16bit timer such as the clock frequency, enable/disable the interrupt.

#### Block Diagram of Data Write Control Unit




Figure 21.2-4 Block Diagram of Data Write Control Unit

• 1-Cycle delay circuit

The 1-Cycle Delay Circuit is used to delay one CPU clock cycle of the trigger signal when the 16-bit MPG output data buffer register 0 (upper/lower) (OPDBRH0/OPDBRL0) is written.

Selector 0

The selector 0 is used to select from either WTIN1 of the position detect circuit or external pin (TI1) to enable the count of the 16-bit reload timer.

• Selector 1

The selector 1 is used to select from among Write both OPDBRHx and OPDBRLx or TOUT of 16-bit reload timer or WTIN1 of position detect circuit to generate the Write Timing signal (WTO).

#### • Falling edge detector

The falling edge detector is used to detect the falling edge of the 16-bit reload timer output (TOUT).

• Rising and falling edge detector

The rising and falling edge detector is used to detect the rising and falling edge of the 16-bit reload timer output (TOUT).

When timer underflow trigger is used in following modes, the WTIN0 signal is generated by the trigger edge selected by OPS[2:0] bits:

Table 21.2-1 TOUT Trigger Edge Selection for WTIN0

OPS2	OPS1	OPS0	TOUT Trigger Edge for WTIN0
0	0	0	-
0	0	1	Rise and Fall
0	1	0	-
0	1	1	Fall
1	0	0	Rise and Fall
1	0	1	Rise and Fall
1	1	0	-
1	1	1	Fall

#### Block Diagram of Position Detection Circuit




Figure 21.2-5 Block Diagram of Position Detection Circuit

Comparison circuit

The comparison circuit is used to compare the level of the position detection input (SNI2 to SNI0) with RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR). If the selector is selected, a data write time output signal is generated when a match is detected.

Edge detect circuit 0, 1, 2

Edge detect circuit 0, 1 and 2 are identical.

The edge detect circuit is used to compare the edge of the position input (SNI2 to SNI0) with 3 different kind of edge setting. If the selector is selected, a data write time output signal is generated when an effective edge is detected at the one of SNI2 to SNI0 inputs.

Noise filter

The noise filter is used to filter out the noise of the input signal in which there are 4 kind of sampling clock for selection.

Selector

The selector is used to select from either edge detect circuit or comparison circuit to generate data write time output signal to the data write control unit.

## 21.3 Pins

#### This section describes the pins of the multi-pulse generator.

#### ■ Pins of Multi-pulse Generator

The multi-pulse generator uses OPT0 to OPT5, SNI0 to SNI2, DTTI and TI1.

• OPT0 to OPT5 pins

The OPT0 to OPT5 pins function as waveform output pins for the multi-pulse generator.

Regardless of the port direction register (DDR) value, enabling waveform output (OPCLR:OPE[5:0] = 0b11111) automatically makes the OPT0 to OPT5 pins function as waveform output pins for the multi-pulse generator.

• SNI0 to SNI2 pins

The SNI0 to SNI2 pins function as the position detect input pins for the multi-pulse generator. Set the corresponding bits in the port direction register (DDR) to "0" to use the SNI0, SNI1 and SNI2 pins as input ports.

• DTTI pin

The DTTI pin functions as the DTTI input pin for the multi-pulse generator.

Set the corresponding bit in the port direction register (DDR) to "0" to use the DTTI pin as an input port.

• TI1 pin

The TI1 pin functions as the input pin of the 16-bit reload timer for the multi-pulse generator. Set the corresponding bit in the port direction register (DDR) to "0" to use the TI1 pin as an input port.

## 21.4 Interrupts

The multi-pulse generator can generate an interrupt request due to the following sources:

- · Write timing output is generated by the data write control unit
- · Any valid position detection input is detected
- Comparison match between CPD[2:0] in the 16-bit MPG input control register (upper) (IPCUR:CPD[2:0]) and RDA[2:0] in the 16-bit MPG output data register (upper) (OPDUR:RDA[2:0])
- · Compare clear is generated by the 16-bit timer
- DTTI is changed to the "L" level

#### Multi-pulse Generator Interrupts

There are five interrupts generated from the multi-pulse generator as follows:

- Write timing interrupt
- Compare clear interrupt
- Position detect interrupt
- Compare match interrupt
- DTTI interrupt

The write timing interrupt is multiplexed with the compare clear interrupt, and the position detect interrupt with the compare match interrupt.

#### Write timing interrupt

If the WTIE bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", this write timing interrupt is generated when the write timing is generated by the data write control circuit to make data transfer from one of 12 pairs of 16-bit MPG output data buffer register (upper/lower) (OPDBRHB and OPDBRLB - OPDBRH0 and OPDBRL0) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR).

When this interrupt is generated, the write timing interrupt flag bit in the 16-bit output control register (upper) (OPCUR:WTIF) is set to "1".

• Compare clear interrupt

If the ICRE bit in the 16-bit MPG timer control status register (TCSR) is set to "1", this compare clear interrupt is generated when the compare value and the 16-bit timer value match.

When this interrupt is generated, the compare clear interrupt flag bit in the 16-bit MPG timer control register (TCSR:ICLR) is set to "1".

Position detect timing interrupt

If the PDIE bit in the 16-bit MPG output control register (lower) (OPCLR) is set to "1", this position detect interrupt is generated when the write timing is output by the position detect circuit to make data transfer from one of 12 pairs of 16-bit MPG output data buffer register (upper/lower) (OPDBRHB and OPDBRLB - OPDBRH0 and OPDBRL0) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR). This write timing output can be

generated by either the compare match of the level of the position input (SNI2 to SNI0) with the RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR), or a edge detected of the position input (SNI2 to SNI0) with one of 3 different kinds of edge setting.

When this interrupt is generated, the position detect interrupt flag bit in the 16-bit MPG output control register (lower) (OPCLR:PDIF) is set to "1".

• Compare match interrupt

If the CPIE bit in the 16-bit MPG input control register (upper) (IPCUR) is set to "1", this compare match interrupt is generated when the RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR) are matched with the CPD[2:0] bits in the 16-bit MPG input control register (upper) (IPCUR).

When this interrupt is generated, the Compare match interrupt flag bit in the 16-bit MPG input control register upper (IPCUR:CPIF) is set to "1".

DTTI interrupt

If the DTIE bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", this DTTI interrupt is generated whenever an "L" level input is detected at the DTTI pin.

When this interrupt is generated, the DTTI interrupt flag bit in the 16-bit output control register (upper) (OPCUR:DTIF) is set to "1".

#### Multi-pulse Generator Interrupt Sources

• Interrupt A (DTTI)

This interrupt is generated when a DTTI interrupt occurs. DTTI interrupt is generated if OPCUR:DTIE is set to "1" when an "L" level input is detected at the DTTI pin.

• Interrupt B (write timing/compare clear)

This interrupt is generated when either a write timing interrupt or a compare clear interrupt occurs.

The write timing interrupt is generated if OPCUR:WTIE is set to "1" when a write timing signal is generated from the data write control circuit.

The compare clear interrupt is generated if TCSR:ICRE is set to "1" when the count value of 16-bit timer matches with the 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR).

• Interrupt C (position detection/compare interrupt)

This interrupt is generated when either a position detect interrupt or a compare match interrupt occurs.

The position detect interrupt is generated if OPCLR:PDIE is set to "1" when an effective edge at SNI2 to SNI0 is detected.

The compare match interrupt is generated if IPCUR:CPIE is set to "1" when the values of the CPD[2:0] bits in the IPCUR register match with those of the RDA[2:0] bits in the OPDUR register.

For the respective interrupt request numbers of interrupt sources, refer to "■ INTERRUPT SOURCE TABLE" in the device data sheet.

## 21.5 **Operations**

The operations of the multi-pulse generator will be described in the following sections. According to the settings of the OPx1 and OPx0 bits in the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), the OPTx pin outputs the corresponding kind of waveforms ("H" or "L" or PPG output). See Table 21.5-1.

#### Output Data Register Block Diagram




Figure 21.5-1 Output Data Register Block Diagram

#### ■ 16-bit MPG Output Data Register (Upper/Lower) (OPDUR/OPDLR)


The content of the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) is sent from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHB and OPDBRLB - OPDBRH0 and OPDBRL0) according to the write timing signal (WTO) generated by the data write control unit, and the OPTx output waveform is updated. Moreover, the output level can be compulsorily fixed by the DTTI pin input.

Table 21.5-1 16-bit MPG Output Data Register (Upper/Lower) (OPDUR/OPDLR)

OPx1,OPx0 Setting	OPTx Output
OPx1, OPx0 = 0, 0	"L" level
OPx1, OPx0 = 0, 1	16-bit PPG timer output
OPx1, OPx0 = 1, 0	16-bit PPG timer inverted output
OPx1,OPx0 = 1,1	"H" level

The OPTx output waveform timing diagram is shown in Figure 21.5-2 and the operation is explained in following sections.

#### ■ OPTx Output Waveform Timing Diagram (WTS[1:0] = 0b00)



#### Figure 21.5-2 OPTx Output Waveform Timing Diagram (WTS[1:0] = 0b00)

## 21.5.1 **Operation of Position Detection**

This section describes the operation of the Position Detection Circuit. When the effective position is detected, a Data Write Timing Output (WTIN1) will be generated to the data write control unit and a Position Detect Interrupt is generated if the OPCLR:PDIE is set to "1".


#### Operation of Position Detection

The WTIN1 signal is generated by the Position Detection Circuit under the following conditions:

- A comparison match between SNI2 to SNI0 and RDA[2:0], which is triggered by any effective edge of SNI2 to SNI0.
- A detection of effective edge at SNIx which is enabled by the corresponding SEEx bit.

When the CMPE bit in the 16-bit MPG input control register (upper) (IPCUR) is set to "0", only the edge detection of SNIx pins enabled by the SEE[2:0] bits will engage in the edge detection operation for the position detection. For instance, when only the SEE0 bit is set to "1", the input edge to the pin SNI0 is in effect, the data write output signal is generated only when an effective edge is detected at the SNI0 pin. See Figure 21.5-3 for the timing diagram of the edge detection when CMPE = 0.

When the CMPE bit in the 16-bit MPG input control register (upper) (IPCUR) is set to "1", the SNI2 to SNI0 pins will be engaged in the comparison operation with the RDA[2:0] bits. The comparison is triggered by any edge change at the SNI2 to SNI0 pins. See Figure 21.5-4 for the timing diagram of the edge detection when CMPE = 1.



#### Figure 01.5.2. Edge Detection Timing Disgreem (CMDE

Edge Detection Timing Diagram (CMPE = 0)

Both Edges Detection and SNIx/RDAx Comparison Timing Diagram (CMPE = 1)




Figure 21.5-4 Both Edges Detection and SNIx/RDAx Comparison Timing Diagram (CMPE = 1)

#### ■ WTIN1 Output Condition and Register Setting

Table 21.5-2 WTIN1 Output Condition and Register Setting

CMPE	CPE1	CPE0	SEEx	WTIN1 Output Condition
0	0	0	0	No output. (Initial value)
0	0/1	0/1	0	No output.
0	0	0	1	No output.
0	0	1	1	Detects SNIx rising edge.
0	1	0	1	Detects SNIx falling edge.
0	1	1	1	Detects SNIx both edges.
1	0	0	0/1	Setting prohibited.
1	0	1	0/1	Detects SNIx rising edge and SNIx/RDAx comparison match.
1	1	0	0/1	Detects SNIx falling edge and SNIx/RDAx comparison match.
1	1	1	0/1	Detects SNIx both edges and SNIx/RDAx comparison match.

Note:

When CMPE = 1, SEEx should be set to "0", setting SEEx = 1 is not recommended.

## 21.5.2 Operation of Data Write Control Unit

The data write control unit is used to generate the write timing output (WTO) for transferring data from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR).


#### Operation of Data Write Control Unit

The Write Timing Output (WTO) can be generated by the following condition:

- After values are written to OPDBRH0 and OPDBRL0 by software
- Triggered by the 16-bit reload timer underflow
- Triggered by the 16-bit reload timer underflow. (The 16-bit reload timer is started by the position detection comparison circuit.)
- Triggered by the position detection input (SNI2 to SNI0)
- Triggered either by the 16-bit reload timer underflow, or by the position detection input

At the mean time the cause of generation of WTO will be defined by setting different value of the OPS[2:0] bits in the 16-bit MPG output control register (upper) (OPCUR).

#### Signal Flow Diagram for OPDBRH0 and OPDBRL0 by Setting OPS[2:0] = 0b000



The write timing output signal is generated from the data write control unit whenever a value is written to OPDBRH0 and OPDBRL0, and the data in OPDBRH0 and OPDBRL0 is transferred to OPDUR and OPDLR one cycle later.

DATA WRITE CONTROL UNIT

■ OPDUR and OPDLR Write Timing Diagram (OPS[2:0] = 0b000)





Figure 21.5-6 OPDUR and OPDLR Write Timing Diagram (OPS[2:0] = 0b000)


■ Signal Flow Diagram for Reload Timer Underflow by Setting OPS[2:0] = 0b001





The 16-bit reload timer can be started by TIN input or a software trigger. The write signal is controlled by the 16-bit reload timer underflow.


#### Signal Flow Diagram for Position Detection by Setting OPS[2:0] = 0b010 or 0b110



The write signal is generated by a comparison match or effective edge input of position detection.

#### Signal Flow Diagram for Reload Timer and Position Detection by Setting OPS[2:0] = 0b011 or 0b111


Figure 21.5-9 Signal Flow Diagram for Reload Timer & Position Detect (OPS[2:0] = 0b011 or 0b111)



At this setting the16-bit reload timer is started by the compare match or effective edge input of the position detection circuit, write signal is then generated whenever the 16-bit reload timer is underflow. The compare match is triggered by any effective edge change in SNI2 to SNI0 pins.

Signal Flow Diagram for Reload Timer or Position Detection by Setting OPS[2:0] = 0b100 or 0b101

Figure 21.5-10 Signal Flow Diagram for Reload Timer or Position Detect (OPS[2:0] = 0b100 or 0b101)



At this setting the write signal is generated by the compare match or effective edge input of the position detection or after an underflow occurs in the 16-bit reload timer. The compare match is triggered by any effective edge change in SNI2 to SNI0 pins.

#### OPDUR and OPDLR Write Timing Diagram (OPS[2:0] = 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, or 0b111)




Figure 21.5-11 OPDUR and OPDLR Write Timing Diagram (OPS[2:0] = 0b001, 0b010, 0b011, 0b100, 0b101, 0b101, 0b101, 0b111)

## 21.5.3 Operation of 16-bit MPG Output Data Buffer Register (Upper/Lower) (OPDBRHx/OPDBRLx)

The 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) are composed of 12 pairs of registers. By loading different OPDBRHx and OPDBRLx registers into the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), various kinds of waveform are output at the multi-pulse generator output (OPT5 to OPT0).

#### Operation of Output Data Buffer Register

The data in the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) whose address specified by the BNKF bit and the RDA[2:0] bits is transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) at the write timing generated by the data write control unit.

The BNKF bit and the RDA[2:0] bits in the 16-bit MPG output data buffer register (upper) (OPDBRHx) decide the order of data transfer to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), and the OPx1/OPx0 bits decide the shape of the output waveform. The output waveform is updated automatically as long as the write timing (WTO) is generated.

An example of setting the 16-bit MPG output data buffer register (upper/lower) (OPDBRH, OPDBRL) is shown in Table 21.5-3.

No.	0	1	2	3	4	5	6	7	8	9	А	В
BNKF	0	0	0	0	0	1	0	Х	Х	0	1	1
RDA2	1	1	0	0	1	0	0	Х	Х	1	0	0
RDA1	0	0	1	0	1	1	1	Х	Х	0	1	0
RDA0	0	1	1	1	0	0	0	Х	Х	0	1	1
OP51	0	0	0	1	0	0	0	Х	Х	0	0	1
OP50	0	0	1	1	0	0	0	Х	Х	0	1	1
OP41	1	0	0	0	0	1	0	Х	Х	0	0	0
OP40	1	1	0	0	0	1	0	Х	Х	1	0	0
OP31	0	0	0	0	0	0	1	Х	Х	0	0	0
OP30	0	0	0	0	1	0	1	Х	Х	0	0	0
OP21	0	0	0	0	1	0	0	Х	Х	0	0	0
OP20	1	0	0	0	1	1	0	Х	Х	0	0	0
OP11	0	0	1	0	0	0	0	Х	Х	0	1	0
OP10	0	0	1	0	0	0	1	Х	Х	0	1	0
OP01	0	1	0	0	0	0	0	Х	Х	1	0	0
OP00	0	1	0	1	0	0	0	Х	Х	1	0	0
OPBDR No. Sequence	4	5	3	1	6	А	2	Х	Х	4	В	9
OPT5 Output	L	L	PPG	Н	L	L	L	Х	Х	L	PPG	Н
OPT4 Output	Н	PPG	L	L	L	Н	L	Х	Х	PPG	L	L
OPT3 Output	L	L	L	L	PPG	L	Н	Х	Х	L	L	L
OPT2 Output	PPG	L	L	L	Н	PPG	L	Х	Х	L	L	L
OPT1 Output	L	L	Η	L	L	L	PPG	Х	Х	L	Н	L
OPT0 Output	L	Н	L	PPG	L	L	L	Х	Х	Н	L	L

Table 21.5-3 16-bit MPG output data buffer register (upper/lower) (OPDBRH, OPDBRL)

Setting the 16-bit MPG output data buffer register 0 (upper/lower) (OPDBRH0/OPDBRL0) (No. 0) as shown in Table 21.5-3 initializes the value of the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR). The following sequence begins to operate according to the write timing generated:

No. 4 -> No. 6 -> No. 2 -> No. 3 -> No. 1 -> No. 5 -> No. A -> No. B -> No. 9 -> No. 4 and recycle.

The data is transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) sequentially. The 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) are not used if it is not set, e.g. No. 7 and No. 8 in Table 21.5-3.

## 21.5.4 Operation of Data Transfer of 16-bit MPG Output Data Register (Upper/Lower)

Eight methods can be used to transfer data from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) automatically, which are described in the following section. Each method is selected by setting the OPS[2:0] bits in the 16-bit MPG output control register (upper) (OPCUR).

#### ■ Operation of Data Transfer of Output Data Register

There are eight methods of data transfer from 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR):

- Write values to OPDBRH0 and OPDBRL0
- 16-bit Reload Timer Underflow
- Position Detection
- Position Detection and 16-bit Reload Timer Underflow
- Position Detection or 16-bit Reload Timer Underflow
- One-shot Position Detection
- One-shot Position Detection and 16-bit Reload Timer Underflow
- One-shot Position Detection or 16-bit Reload Timer Underflow

The value of the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) that is selected by the BNKF bit and RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR) is transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/ OPDLR) when the write signal is generated from the Data Write Control Circuit. However, at the time when OPS[2:0] = 0b000, the value of OPDBRH0 and OPDBRL0 is always transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/) is stransferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) is always transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) is always transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) in spite of the value of BNKF bit and RDA[2:0] bits. Figure 21.5-2 shows structure between OPDBRHx/OPDBRLx and OPDUR/OPDLR.

#### Note:

When the data transfer method is changed, the next 16-bit MPG output data buffer register to be selected is always specified by the BNKF bit and the RDA[2:0] bits in the 16-bit MPG output data register (upper). This does not apply to the OPDBRH0 and OPDBRL0 write method. In this write method, the BNKF bit and the RDA[2:0] bits are ignored.

Always use the word access instruction to access OPDUR/OPDLR.

Figure 21.5-12 Structure between OPDBRHx, OPDBRLx and OPDUR, OPDLR

+ OPS2 + OPS2 + OPS1 + BNKF + RDA2 + RDA1	
OPDBRH0, OPDBRL0 OPDBRH1, OPDBRL1 OPDBRH2, OPDBRL2 OPDBRH3, OPDBRL3 OPDBRH4, OPDBRL4 OPDBRH5, OPDBRL5 OPDBRH6, OPDBRL5 OPDBRH7, OPDBRL7 OPDBRH8, OPDBRL8 OPDBRH9, OPDBRL9 OPDBRHA, OPDBRLA OPDBRHB, OPDBRLB	R OPDUR, OPDLR CONTROL CIRCUIT

## 21.5.4.1 At OPDBRH0 and OPDBRL0 Write

The timing change of the output pin OPTx, which is triggered by OPDBRH0 and OPDBRL0 write, is shown in Figure 21.5-13.

#### ■ Timing Generated by OPDBRH0 and OPDBRL0 Write (OPS[2:0] = 0b000)

Note:


Word access to the output data buffer register 0 must be used in this operation, byte access to either lower register or upper register does not start any transfer operation. The reload timer is free to be used in this operation mode.

RDA[2:0] (OPDUR)	00000	0b110	0ь001
ODBR0W			
ODBR1W			
ODBR2W			
₩ТО			
OP0[1:0] (OPDLR)	0600	0b01	0b11
PPG			
ОРТ0			

#### Figure 21.5-13 Timing Generated by OPDBRH0 and OPDBRL0 Write (OPS[2:0] = 0b000)

## 21.5.4.2 At 16-bit Reload Timer Underflow

The timing change of the output pin OPTx, which is triggered by the 16-bit reload timer underflow, is shown in Figure 21.5-14 and Figure 21.5-15.



#### ■ Timing Generated by Reload Timer Underflow

The data transfer from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/ OPDBRLx) specified by the BNKF bit and the RDA[2:0] bits to the 16-bit MPG output data register (upper) (OPDUR) is updated automatically whenever a 16-bit reload timer underflow is generated as shown in Figure 21.5-15.

In order to use this method, the reload timer should be used in "Reload Mode". Software trigger is needed to be used for the startup of the reload timer. The 16-bit reload timer is needed for setting the update time in advance and executing the continuous control action.

#### ■ Timing Generated by Reload Timer Underflow (OPS[2:0] = 0b001)


	Ť					
Reload timer						
counter action						
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	• • •	· · · · · · · · · · · · · · · · · · ·
RDA[2:0] (OPDUR)	0b100	0b110	0b101	0b011	0b001	χ
WTIN0			· · · · · · · ·	, ' , , , , , , , , , , , , , , , , , ,		
(TOUT)						
		;; H	;; H	; ; r	;; ;' Ħ	
ωтο						ļ <b>ļ</b>
OP0[1:0]		, ,	\/	¦. γ/	\/	\/
(OPDLR)	0b00	0b01	∦ <mark>. 0b11</mark>	) <b>0b00</b>	∦ 0b10	X
PPG						
OPT0		t i				

Figure 21.5-15 Timing Generated by Reload Timer Underflow (OPS[2:0] = 0b001)

## 21.5.4.3 At Position Detection

The output timing change, which is triggered by the input pin SNIx for the position detection, is shown in Figure 21.5-16 and Figure 21.5-17.

#### Timing Generated by Position Detection



MN702-00009-1v0-E

The comparisons between the SNI2 pin and the RDA2 bit, the SNI1 pin and the RDA1 bit, the SNI0 pin and the RDA0 bit are done for each position detection.

The OPTx output waveform is updated according to the effective edge input to pin SNIx as shown in Figure 21.5-17. The data of the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) specified by the BNKF bit and the RDA[2:0] bits is transferred to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), and the output data is renewed automatically when pins SNI2 to SNI0 are compared with the value of the RDA[2:0] bits and matches.

The reload timer can be used in this operation mode.


#### ■ Timing Generated by Position Detection (OPS[2:0] = 0b010)

SNI2						
SNI1		,	N	1 1 1 1 1 1 1		/ / /
SNI0			1 1 1 1 1 1	   / /   /   /		
RDA[2:0] (OPDUR)	0b100	у 0b110	0b101	0b011	0b001	
WTIN1		<u> </u>		<u> </u>		
ωтο				<u> </u>		
OP0[1:0] (OPDLR)	0b00	0b01	0b11		0b10	0b11
PPG						
ОРТ0						

#### Figure 21.5-17 Timing Generated by Position Detection (OPS[2:0] = 0b010)

## 21.5.4.4 At Position Detection and Timer Underflow

The output timing change of the operation of the Position Detection and Reload Timer underflow is shown in Figure 21.5-18 and Figure 21.5-19.



MN702-00009-1v0-E

The comparison for the position detection is done in pair for each SNIx pin and RDAx bit (SNI2 and RDA2, SNI1 and RDA1, SNI0 and RDA0), a comparison match starts the 16-bit reload timer. The write signal is generated by the 16-bit reload timer underflow.

Pin OPTx output waveform according to the effective edge input to pin SNIx is shown in Figure 21.5-19. The 16-bit reload timer is started when the pins SNI2 to SNI0 are compared with the value of the RDA[2:0] bits and matches. Data transfer from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) specified by the RDA[2:0] bits to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) is triggered by the underflow of the 16-bit reload timer. The operation of output data is renewed automatically.

In order to use this method, the 16-bit reload timer should be used in one-shot mode. TIN00 must be longer than two machine cycles.

410

Timing Generated by Position Detection and Timer Underflow (OPS[2:0] = 0b011)

			06011)		
SNI2					
SNI1					
SNIO					
TIN0O (TIN)					
Reload timer counter action					
RDA[2:0] (OPDUR)	0b100	0b110	06010	0b011	0b001
WTIN0 (TOUT)					
wто		¦ ][			
OP0[1:0] (OPDLR)	0b00	0b01	0b11	0600	0b10 / 0b11
PPG					
ОРТ0	, , , , ,				

## 21.5.4.5 At Position Detection or Timer Underflow

The output timing changes of the operation of the Position Detection or Reload Timer underflow are shown in Figure 21.5-20 and Figure 21.5-21. This operation mode is selected by setting the OPS[2:0] = 0b100.

#### Timing Generated by Position Detection or Timer Underflow





Figure 21.5-20 Timing Generated by Position Detection or Timer Underflow

Timing Generated by Position Detection or Timer Underflow (OPS[2:0] = 0b100)



### 21.5.4.6 At One-shot Position Detection

The output timing change, which is triggered by the input pin SNIx for the oneshot position detection, is shown in Figure 21.5-22.

#### When One-shot Position Detection

The operation of one-shot position detection is the same as that of the position detection, except that after the first valid position is detected, no further position detection is recognized until the operation mode is changed from one-shot position detection to another operation mode. The OPTx output waveform is shown in Figure 21.5-22.

The reload timer is free to be used in this operation mode.

#### ■ Timing Generated by One-shot Position Detection (OPS[2:0] = 0b110)




Figure 21.5-22 Timing Generated by One-shot Position Detection (OPS[2:0] = 0b110)

### 21.5.4.7 When One-shot Position Detection and Reload Timer Underflow

The output timing change of the operation of the one-shot position detection and reload timer underflow is shown in Figure 21.5-23.


#### ■ When One-shot Position Detection and Reload Timer Underflow

The operation of one-shot position detection and reload timer underflow is the same as that of the position detection and reload timer underflow, except that after the first valid position is detected, no further position detection is recognized until the operation mode is changed from one-shot position detection and reload timer underflow to another operation mode. The OPTx output waveform is shown in Figure 21.5-23.

In order to use this method, the reload timer should be used in one-shot mode. TINOO must be longer than two machine cycles.

#### Timing Generated by One-shot Position Detection and Reload Timer Underflow (OPS[2:0] = 0b111)

Figure 21.5-23 Timing Generated by One-shot Position Detection and Reload Timer Underflow (OPS[2:0] = 0b111)



### 21.5.4.8 When One-shot Position Detection or Reload Timer Underflow


The output timing change of the operation of the one-shot position detection or reload timer underflow is shown in Figure 21.5-24. This operation mode is selected by setting the OPS[2:0] = 0b101.


#### When One-shot Position Detection or Reload Timer Underflow

The operation of one-shot position detection or reload timer underflow is the same as that of the position detection or reload timer underflow, except that after the first valid position is detected, no further position detection is recognized until the operation mode is changed from one-shot position detection or reload timer underflow to another operation mode.

The OPTx output waveform is shown as in Figure 21.5-24.

#### Timing Generated by One-shot Position Detection or Reload Timer Underflow (OPS[2:0] = 0b101)





### 21.5.5 Operation of DTTI Input Control

#### This section describes the operation of the DTTI input control circuit.

#### Operation of DTTI Input Control

The DTTI circuit controls the output of the value of PDRx (port x data register) to the pin OPTx which is multiplexed with the port x where OPTx is enable by setting OPEx = 1. The operation mode is enabled by the DTIE bit in the 16-bit MPG output control register (upper) (OPCUR).

#### Note:

Before the DTTI circuit is in effect, make sure that the port x which is multiplexed with the OPTx is configured as an output port by setting its port direction register.


When the DTIE bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", the waveform output at OPT5 to OPT0 pins are enabled by the valid level of the DTTI pin. When the low input level is placed at the DTTI pin, the output of OPTx is fixed at the inactive level. The software can set the inactive level for each OPTX pin in PDRx of port x, the OPTx pin is then driven by the data written in the PDRx of port x.


Even while the output is fixed at the inactive level by the input of the DTTI pin, the timer keeps running, the position detection function does not stop and the data transfer from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) is continued for waveform generation, but no waveform is output to the OPT5 to OPT0 pins.

Figure 21.5-25 shows the DTTI circuit block diagram and Figure 21.5-26 shows the DTTI circuit timing diagram when D[1:0] is set to "0b00".

#### ■ DTTI Circuit Block Diagram







■ DTTI Circuit Timing Diagram (D[1:0] = 0b00) Figure 21.5-26 DTTI Circuit Timing Diagram (D[1:0] = 0b00)

Note:

In the worst case the time from DTTI being recognized (after noise cancellation) to DTISP in effect takes 2 cycles, in best case it takes 1 cycle.

### Relationship between DTTI and OPTx Output

#### Table 21.5-4 Relationship between DTTI and OPTx Output

NRSL	DTIE	DTTI	Function
Х	0	Х	DTTI has no effect on OPTx. (Initial value)
0	1	0	DTTI takes effect. Noise filter is not enabled. An "L" input at DTTI pin triggers the output of the inactive level set in PDRx. The DTTI interrupt is generated.
0	1	1	DTTI has no effect on OPTx.
1	1	0	DTTI takes effect. Noise filter is enabled. An "L" input at DTTI pin triggers the output of the inactive level set in PDRx. The DTTI interrupt is generated.
1	1	1	DTTI has no effect on OPTx.

### 21.5.6 **Operation of Noise Cancellation Function**

This section describes the noise cancellation function for the SNIx and DTTI pins.

#### Operation of Noise Cancellation Function

• DTTI Pin Noise Cancellation Function

When the NRSL bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", the noise cancellation function for DTTI pin input can be used. When the noise cancellation function is selected, the time for fixing an output pin at the inactive level is delayed for about 4, 8, 16 or 32 machine clocks by the noise cancellation circuit.

Note:

Since the DTTI input control circuit uses a peripheral clock, input is invalidated even if the DTTI input is enabled in a mode such as stop mode in which the oscillator stops.

• SNI2 to SNI0 Pins Noise Cancellation Function

When SNC[2:0] bits in the 16-bit MPG input control register (lower) (IPCLR) are set to "1", the noise cancellation function for SNI2 to SNI0 pins input can be used. When the noise cancellation function is selected, the input is delayed for about four machine clocks by the noise cancellation circuit. Since the noise cancellation circuit uses a peripheral clock, input is invalidated in a mode such as STOP mode in which the oscillator stops even if the SNIx input is enabled.

• Programmable Noise Cancellation Circuit

Noise to be cancelled is programmable to have pulse width less than 4, 8, 16 and 32 machine cycles, i.e. for 16 MHz machine clock, the circuit can filter 0.25  $\mu$ s to 2  $\mu$ s width pulses. The control for the programming of the noise cancellation circuit of the SNIx and DTTI pins are separated. Section "21.6.9 16-bit MPG Noise Cancellation Control Register (NCCR)" shows the noise cancellation control register.

### 21.5.7 Operation of 16-bit Timer

The 16-bit timer has a buffer and compare clear function, which is used for motor speed checking and abnormal detection timeout. The 16-bit timer starts counting up from counter value "0x0000" after a reset has been completed and counting enable bit is set.

#### ■ 16-bit Timer Operation

The counter value is cleared in the following conditions:

- When an overflow has occurred.
- When a match with the 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR) is detected.
- When "1" is written to the TCLR bit in the TCSR register during operation.
- When a write timing signal is generated and MODE bit in TCSR is "0".
- When a position detection signal is generated and MODE bit in TCSR is "1".
- Reset


An interrupt can be generated when the counter is cleared due to a match with the compare clear register. There is no interrupt when an overflow occurs.


Note:

To access the compare clear register and the timer buffer register, the word access instruction must be used.


## CHAPTER 21 MULTI-PULSE GENERATOR 21.5 Operations

### **MB95630H Series**










#### 16-bit Timer Timing

The 16-bit timer increases its value at timing according to the prescaler clock and counts up at a rising edge.

Note:

Before the prescaler clock is changed, the Timer Counter should be disabled first by setting the TMEN bit to "0".



#### Figure 21.5-29 16-bit Timer Count Timing

The counter can be cleared upon a reset, software clear (TCLR), a match with the compare clear register, the Write Timing signal or the Position Detection signal. By a reset, the counter is immediately cleared. By a match with the compare clear register, software clear (TCLR), the Write Timing signal or the Position Detection signal, the counter is cleared in synchronization with the count timing.






	Figure 21.5-3	1 16-bit Timer Bu	uffer Ope	ration Timing Dia	gram
CPU clock			ļ		
CLK					
Counter value	0x0000	0001 (0x0002	2	0x0000 0x0	001 0x0002
Timer buffer		0xXXXX	× 	0x0002	
MODE (TCSR)		0 or 1			
Buffer load sign		, , , ,	Π		
TMEN		1 			
wто		- - - -			
WTIN1		1 1 1 1 1			
Timer reset					

### ■ 16-bit Timer Buffer Operation Timing Diagram

#### ■ Using 16-bit Timer of Multi-pulse Generator

The timer is reset when write timing or position detection interrupt flag is set, which is selectable by the MODE bit in the 16-bit MPG timer control status register (TCSR).


The timer can be started or stopped by setting the TMEN bit in the 16-bit MPG timer control status register (TCSR). There is no timer overflow interrupt. Whenever the timer is restarted, the current counter value is latched to a buffer for speed calculation.

If the counter value matches the 16-bit MPG compare clear register (upper/lower) (CPCUR/ CPCLR), it interrupts the CPU and the timer is reset.

Note: If the values loaded to the 16-bit MPG compare clear register (upper) (CPCUR) and the 16-bit MPG compare clear register (lower) (CPCLR) are the same as the timer counter value, the comparison operation will not be performed until the next occasion in which the values of CPCUR and CPCLR are the same as the timer counter value.

The Compare Clear interrupt shares the same interrupt vector with the Write Timing interrupt while Compare Match interrupt shares the same vector as that of the Position Detect interrupt.

#### ■ 16-bit Timer in Multi-pulse Generator Operation Diagram



#### Figure 21.5-32 16-bit Timer in Multi-pulse Generator Operation Diagram

### 21.6 Registers

#### This section describes the registers of the multi-pulse generator.

Register abbreviation	Register name	Reference
OPCUR	16-bit MPG output control register (upper)	21.6.1
OPCLR	16-bit MPG output control register (lower)	21.6.2
OPDUR	16-bit MPG output data register (upper)	21.6.3.1
OPDLR	16-bit MPG output data register (lower)	21.6.3.2
OPDBRHx	16-bit MPG output data buffer register (upper)	21.6.4.1
OPDBRLx	16-bit MPG output data buffer register (lower)	21.6.4.2
IPCUR	16-bit MPG input control register (upper)	21.6.5.1
IPCLR	16-bit MPG input control register (lower)	21.6.5.2
CPCUR	16-bit MPG compare clear register (upper)	21.6.6
CPCLR	16-bit MPG compare clear register (lower)	21.6.6
TMBUR	16-bit MPG timer buffer register (upper)	21.6.7
TMBLR	16-bit MPG timer buffer register (lower)	21.6.7
TCSR	16-bit MPG timer control status register	21.6.8
NCCR	16-bit MPG noise cancellation control register	21.6.9

#### Table 21.6-1 List of Multi-pulse Generator Registers

### 21.6.1 16-bit MPG Output Control Register (Upper) (OPCUR)

# The 16-bit MPG output control register (upper) (OPCUR) controls the write timing interrupt, the data transfer method and the DTTI pin.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	DTIE	DTIF	NRSL	OPS2	OPS1	OPS0	WTIF	WTIE
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] DTIE: DTTI control enable bit

This bit enables or disables the DTTI pin input.

It enables the DTT1 pin to control the output levels of the OPT5 to OPT0 pins. The software can set the inactive level for an OPTx pin according to the setting of the PDRx register corresponding to that OPTx pin.

bit7	Details
Writing ''0''	Disables using the DTTI pin input to control the output level.
Writing "1"	Enables using the DTTI pin input to control the output level.

[bit6] DTIF: DTTI interrupt request flag bit

This bit is the DTTI input interrupt request flag.

With the DTTI control enable bit (DTIE) already set to "1", when a falling edge of DTTI is detected, this bit is set to "1" and a DTTI interrupt is generated.

Writing "0" to this bit clears it. Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit6	Details
Reading "0"	Indicates that no falling edge of DTTI has been detected.
Reading "1"	Indicates that a falling edge of DTTI has been detected.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit5] NRSL: Noise filter enable bit

This bit selects the noise cancellation function to be used when the DTTI pin input is enabled.

The noise cancellation circuit starts the internal n-bit counter when an active level is input (the value of n can be 2, 3, 4 or 5, which depends on the setting of D[1:0] bits in the noise cancellation control register). If the active level is held until the counter overflows, the circuit accepts input from the DTTI pin. Therefore, the pulse width of noise that can be cancelled is about  $2^n$  machine cycles.

bit5	Details
Writing ''0''	The DTTI pin input will not pass through the noise filter.
Writing "1"	The DTTI pin input will pass through the noise filter.

Note: When the noise cancellation circuit is enabled, the DTTI pin input becomes invalid in a mode such as stop mode in which the internal clock is stopped.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

#### [bit4:2] OPS[2:0]: Data transfer method select bits

These bits control the output timing of OPT5 to OPT0 pins and select the write timing control operation mode.

Data is transferred from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) to the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) at the write timing controlled by the selected operation mode.

bit4:2	Details
Writing "000"Data is written to OPDBRHx/OPDBRLx by the software, and then is transferred for OPDBRHx/OPDBRLx to OPDUR/OPDLR.	
Writing "001" An underflow in the 16-bit reload timer triggers data transfer from OPDBRHx/OPDBRL OPDUR/OPDLR.	
Writing ''010''	Position detection input triggers data transfer from OPDBRHx/OPDBRLx to OPDUR/OPDLR.
Writing ''011''	The write signal generated by an underflow in the 16-bit reload timer triggers data transfer from OPDBRHx/OPDBRLx to OPDUR/OPDLR. The 16-bit reload timer is started by the position detection comparison circuit
Writing "100"	The write signal generated by either an underflow in the 16-bit reload timer or position detection input triggers data transfer from OPDBRHx/OPDBRLx to OPDUR/OPDLR.
Writing "101" One-shot position detection or timer underflow	
Writing "110"	One-shot position detection
Writing "111"	One-shot position detection and timer underflow

#### [bit1] WTIF: Write timing interrupt request flag bit

This bit is an interrupt request flag for the output timing switch set by a write signal.

When data in the OPDBRHx and OPDBRLx registers specified by the BNKF bit and RDA[2:0] bits in OPDUR is transferred to OPDUR and OPDLR at the rising edge of the write signal, the WTIF bit is set to "1".

With the write timing interrupt already enabled (WTIE = 1), when the WTIF bit is set to "1", a write timing interrupt is generated.

Writing "0" to this bit clears it. Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit1	Details
Reading "0"	Indicates that no write timing interrupt request has been generated.
Reading "1"	Indicates that a write timing interrupt request has been generated.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit0] WTIE: Write timing interrupt enable bit

This bit enables or disables the write timing interrupt.

When this bit is set to "1", and the write timing interrupt request flag bit (WTIF) is also set to "1", a write timing interrupt is generated.

bit0	Details
Writing ''0''	Disables the write timing interrupt.
Writing "1"	Enables the write timing interrupt.

### 21.6.2 16-bit MPG Output Control Register (Lower) (OPCLR)

# The 16-bit MPG output control register (lower) (OPCLR) controls the output of the OPT5 to OPT0 pins and the position detection interrupt.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	PDIF	PDIE	OPE5	OPE4	OPE3	OPE2	OPE1	OPE0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] PDIF: Position detection interrupt request flag bit

This bit is the position detection interrupt request flag.

- This bit is set to "1" when either one of the following conditions occurs:
- The CMPE bit in the IPCUR register is set to "1" and the SNI2 to SNI0 pins are compared with the RDA[2:0] bits and they match.
- The CMPE bit is set to "0" and an effective edge is detected at SNI2 to SNI0 pins.

With the position detection interrupt already enabled (PDIE = 1), when the PDIF bit is set to "1", a position detection interrupt is generated.

Writing "0" to this bit clears it. Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit7	Details
Reading "0"	Indicates that no position detection interrupt request has been generated.
Reading "1"	Indicates that a position detection interrupt request has been generated.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit6] PDIE: Position detection interrupt enable bit

This bit enables or disables the position detection interrupt.

When this bit is set to "1", and the position detection interrupt request flag bit (PDIF) is also set to "1", a position detection interrupt is generated.

bit6	Details	
Writing ''0''	Disables the position detection interrupt.	
Writing "1"	Enables the position detection interrupt.	

#### [bit5] OPE5: OPT5 output enable bit

This bit enables or disables OPT5 pin output.

bit5	Details
Writing ''0''	Disables OPT5 pin output.
Writing "1"	Enables OPT5 pin output.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

### **MB95630H Series**

#### [bit4] OPE4: OPT4 output enable bit

This bit enables or disables OPT4 pin output.

bit4	Details
Writing "0"	Disables OPT4 pin output.
Writing "1"	Enables OPT4 pin output.

#### [bit3] OPE3: OPT3 output enable bit

This bit enables or disables OPT3 pin output.

bit3	Details
Writing ''0''	Disables OPT3 pin output.
Writing "1"	Enables OPT3 pin output.

#### [bit2] OPE2: OPT2 output enable bit

This bit enables or disables OPT2 pin output.

bit2	Details
Writing ''0''	Disables OPT2 pin output.
Writing "1"	Enables OPT2 pin output.

#### [bit1] OPE1: OPT1 output enable bit

This bit enables or disables OPT1 pin output.

bit1	Details
Writing ''0''	Disables OPT1 pin output.
Writing "1"	Enables OPT1 pin output.

#### [bit0] OPE0: OPT0 output enable bit

This bit enables or disables OPT0 pin output.

bit0	Details
Writing "0"	Disables OPT0 pin output.
Writing "1"	Enables OPT0 pin output.

### 21.6.3 16-bit MPG Output Data Register (Upper/Lower) (OPDUR/OPDLR)

The 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR) are two 8-bit registers storing the output data sent to the OPT5 to OPT0 pins. OPDUR is the upper byte register and OPDLR the lower byte register.

The 16-bit MPG output data register (upper) (OPDUR) and the 16-bit MPG output data register (lower) (OPDLR) are two 8-bit registers used to read the 16-bit MPG output data register value.

Always use one of the following methods to access these registers.

- Use the "MOVW" instruction (use a 16-bit access instruction to read the OPDUR register address).
- Use the "MOV" instruction to read OPDUR first and then OPDLR (OPDLR will be updated when OPDUR is read).

For details of the 16-bit MPG output data register (upper) (OPDUR), see "21.6.3.1 16-bit MPG Output Data Register (Upper) (OPDUR)".

for details of the 16-bit MPG output data register (lower) (OPDLR), see "21.6.3.2 16-bit MPG Output Data Register (Lower) (OPDLR)".

### 21.6.3.1 16-bit MPG Output Data Register (Upper) (OPDUR)

The 16-bit MPG output data register (upper) (OPDUR) indicates data to be loaded to the OPDUR/OPDLR register from the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx), and the waveform to be output to the OPT5 pin and OPT4 pin.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BNKF	RDA2	RDA1	RDA0	OP51	OP50	OP41	OP40
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	Х	Х	Х	Х

#### Register Functions

[bit7:4] BNKF, RDA[2:0]: OPDBRHx/OPDBRLx register bits

These bits indicate data in which 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/ OPDBRLx) is to be loaded to the OPDUR/OPDLR register.

bit7:4	Details
Reading "0000"	Indicates that data in OPDBRH0/OPDBRL0 is to be loaded to OPDUR/OPDLR.
Reading "0001"	Indicates that data in OPDBRH1/OPDBRL1 is to be loaded to OPDUR/OPDLR.
Reading "0010"	Indicates that data in OPDBRH2/OPDBRL2 is to be loaded to OPDUR/OPDLR.
Reading "0011"	Indicates that data in OPDBRH3/OPDBRL3 is to be loaded to OPDUR/OPDLR.
Reading "0100"	Indicates that data in OPDBRH4/OPDBRL4 is to be loaded to OPDUR/OPDLR.
Reading "0101"	Indicates that data in OPDBRH5/OPDBRL5 is to be loaded to OPDUR/OPDLR.
Reading "0110"	Indicates that data in OPDBRH6/OPDBRL6 is to be loaded to OPDUR/OPDLR.
Reading "0111"	Indicates that data in OPDBRH7/OPDBRL7 is to be loaded to OPDUR/OPDLR.
Reading "1000"	Indicates that data in OPDBRH8/OPDBRL8 is to be loaded to OPDUR/OPDLR.
Reading "1001"	Indicates that data in OPDBRH9/OPDBRL9 is to be loaded to OPDUR/OPDLR.
Reading "1010"	Indicates that data in OPDBRHA/OPDBRLA is to be loaded to OPDUR/OPDLR.
Reading "1011"	Indicates that data in OPDBRHB/OPDBRLB is to be loaded to OPDUR/OPDLR.
Reading a value other than those above	Meaningless

#### [bit3:2] OP5[1:0]: OPT5 output waveform bits

These bits indicate the output waveform to the OPT5 pin.

bit3:2	Details
Reading "00"	Indicates that "L" level is output to the OPT5 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT5 pin.
Reading "10"	Indicates that the inverted output is output to the OPT5 pin.
Reading "11"	Indicates that "H" level is output to the OPT5 pin.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

### **MB95630H Series**

#### [bit1:0] OP4[1:0]: OPT4 output waveform bits

These bits indicate the output waveform to the OPT4 pin.

bit1:0	Details
Reading "00"	Indicates that "L" level is output to the OPT4 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT4 pin.
Reading "10"	Indicates that the inverted output is output to the OPT4 pin.
Reading "11"	Indicates that "H" level is output to the OPT4 pin.

### 21.6.3.2 16-bit MPG Output Data Register (Lower) (OPDLR)

The 16-bit MPG output data register (lower) (OPDLR) indicates the waveform to be output to the OPT3 to OPT0 pins.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	OP31	OP30	OP21	OP20	OP11	OP10	OP01	OP00
Attribute	R	R	R	R	R	R	R	R
Initial value	Х	Х	Х	Х	Х	Х	Х	Х

#### Register Functions

[bit7:6] OP3[1:0]: OPT3 output waveform bits These bits indicate the output waveform to the OPT3 pin.

bit7:6	Details
Reading "00"	Indicates that "L" level is output to the OPT3 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT3 pin.
Reading "10"	Indicates that the inverted output is output to the OPT3 pin.
Reading "11"	Indicates that "H" level is output to the OPT3 pin.

#### [bit5:4] OP2[1:0]: OPT2 output waveform bits

These bits indicate the output waveform to the OPT2 pin.

bit5:4	Details
Reading "00"	Indicates that "L" level is output to the OPT2 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT2 pin.
Reading "10"	Indicates that the inverted output is output to the OPT2 pin.
Reading "11"	Indicates that "H" level is output to the OPT2 pin.

#### [bit3:2] OP1[1:0]: OPT1 output waveform bits

These bits indicate the output waveform to the OPT1 pin.

bit3:2	Details
Reading "00"	Indicates that "L" level is output to the OPT1 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT1 pin.
Reading "10"	Indicates that the inverted output is output to the OPT1 pin.
Reading "11"	Indicates that "H" level is output to the OPT1 pin.

#### [bit1:0] OP0[1:0]: OPT0 output waveform bits

These bits indicate the output waveform to the OPT0 pin.

bit1:0	Details
Reading ''00''	Indicates that "L" level is output to the OPT0 pin.
Reading "01"	Indicates that the output of the PPG timer is output to the OPT0 pin.
Reading "10"	Indicates that the inverted output is output to the OPT0 pin.
Reading "11"	Indicates that "H" level is output to the OPT0 pin.

### 21.6.4 16-bit MPG Output Data Buffer Register (Upper/ Lower) (OPDBRHx/OPDBRLx)

The 16-bit MPG output data buffer register (upper/lower) consists of 12 pairs of registers (OPDBRHB to OPDBRH0 and OPDBRLB to OPDBRL0). OPDBRHx is the upper byte register and OPDBRLx the lower byte register. The data of the OPDBRHx/OPDBRLx registers specified in the BNKF bit and RDA[2:0] bits in the OPDBRHx register is loaded to the OPDUR and OPDLR registers at the rising edge of the write signal generated by the data write control unit.

For details of the 16-bit MPG output data buffer register (upper) (OPDBRHx), see "21.6.4.1 16-bit MPG Output Data Buffer Register (Upper) (OPDBRHx)".

For details of the 16-bit MPG output data buffer register (lower) (OPDBRLx), see "21.6.4.2 16-bit MPG Output Data Buffer Register (Lower) (OPDBRLx)".

### 21.6.4.1 16-bit MPG Output Data Buffer Register (Upper) (OPDBRHx)

The 16-bit MPG output data buffer register (upper) (OPDBRHx) selects the pair of OPDBRHx/OPDBRLx register whose data is to be loaded to the OPDUR/ OPDLR register, and the waveform to be loaded to the OPT5 pin and OPT4 pin.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BNKF	RDA2	RDA1	RDA0	OP51	OP50	OP41	OP40
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:4] BNKF, RDA[2:0]: OPDBRHx/OPDBRLx register select bits

These bits select data in which 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) is to be loaded to the OPDUR/OPDLR register. Data in the 16-bit MPG output data buffer register (upper/lower) (OPDBRHx/OPDBRLx) selected is to be loaded to the OPDUR/OPDLR register.

bit7:4	Details
Writing "0000"	Selects data in OPDBRH0/OPDBRL0 as the next data to be loaded to OPDUR/OPDLR.
Writing "0001"	Selects data in OPDBRH1/OPDBRL1 as the next data to be loaded to OPDUR/OPDLR.
Writing "0010"	Selects data in OPDBRH2/OPDBRL2 as the next data to be loaded to OPDUR/OPDLR.
Writing "0011"	Selects data in OPDBRH3/OPDBRL3 as the next data to be loaded to OPDUR/OPDLR.
Writing "0100"	Selects data in OPDBRH4/OPDBRL4 as the next data to be loaded to OPDUR/OPDLR.
Writing "0101"	Selects data in OPDBRH5/OPDBRL5 as the next data to be loaded to OPDUR/OPDLR.
Writing "0110"	Selects data in OPDBRH6/OPDBRL6 as the next data to be loaded to OPDUR/OPDLR.
Writing "0111"	Selects data in OPDBRH7/OPDBRL7 as the next data to be loaded to OPDUR/OPDLR.
Writing "1000"	Selects data in OPDBRH8/OPDBRL8 as the next data to be loaded to OPDUR/OPDLR.
Writing "1001"	Selects data in OPDBRH9/OPDBRL9 as the next data to be loaded to OPDUR/OPDLR.
Writing "1010"	Selects data in OPDBRHA/OPDBRLA as the next data to be loaded to OPDUR/OPDLR.
Writing "1011"	Selects data in OPDBRHB/OPDBRLB as the next data to be loaded to OPDUR/OPDLR.
Writing a value other those above	Setting prohibited

[bit3:2] OP5[1:0]: OPT5 output waveform select bits

These bits select the output waveform to the OPT5 pin.

The waveform selected is to be output to the OPT5 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit3:2	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT5 pin.
Writing ''01''	Selects the output of the PPG timer as the waveform to be output to the OPT5 pin.
Writing "10"	Selects the inverted output as the waveform to be output to the OPT5 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT5 pin.

[bit1:0] OP4[1:0]: OPT4 output waveform select bits

These bits select the output waveform to the OPT4 pin.

The waveform selected is to be output to the OPT4 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit1:0	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT4 pin.
Writing ''01''	Selects the output of the PPG timer as the waveform to be output to the OPT4 pin.
Writing "10"	Selects the inverted output as the waveform to be output to the OPT4 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT4 pin.

### 21.6.4.2 16-bit MPG Output Data Buffer Register (Lower) (OPDBRLx)

The 16-bit MPG output data buffer register (lower) (OPDBRLx) selects the waveform to be output to the OPT3 to OPT0 pins.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	OP31	OP30	OP21	OP20	OP11	OP10	OP01	OP00
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] OP3[1:0]: OPT3 output waveform select bits

These bits select the output waveform to the OPT3 pin.

The waveform selected is to be output to the OPT3 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit7:6	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT3 pin.
Writing ''01''	Selects the output of the PPG timer as the waveform to be output to the OPT3 pin.
Writing "10"	Selects the inverted output as the waveform to be output to the OPT3 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT3 pin.

[bit5:4] OP2[1:0]: OPT2 output waveform select bits

These bits select the output waveform to the OPT2 pin.

The waveform selected is to be output to the OPT2 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit5:4	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT2 pin.
Writing "01"	Selects the output of the PPG timer as the waveform to be output to the OPT2 pin.
Writing "10"	Selects the inverted output as the waveform to be output to the OPT2 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT2 pin.

[bit3:2] OP1[1:0]: OPT1 output waveform select bits

These bits select the output waveform to the OPT1 pin.

The waveform selected is to be output to the OPT1 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit3:2	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT1 pin.
Writing "01"	Selects the output of the PPG timer as the waveform to be output to the OPT1 pin.
Writing ''10''	Selects the inverted output as the waveform to be output to the OPT1 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT1 pin.

[bit1:0] OP0[1:0]: OPT0 output waveform select bits

These bits select the output waveform to the OPT0 pin.

The waveform selected is to be output to the OPT0 pin after the data in the OPDBRHx/OPDBRLx specified in the BNKF bit and RDA[2:0] bits is loaded to the OPDUR/OPDLR register.

bit1:0	Details
Writing ''00''	Selects "L" level as the waveform to be output to the OPT0 pin.
Writing "01"	Selects the output of the PPG timer as the waveform to be output to the OPT0 pin.
Writing "10"	Selects the inverted output as the waveform to be output to the OPT0 pin.
Writing "11"	Selects "H" level as the waveform to be output to the OPT0 pin.

### 21.6.5 16-bit MPG Input Control Register (Upper/Lower) (IPCUR/IPCLR)

The 16-bit MPG input control register (upper/lower) (IPCUR/IPCLR) consists of two 8-bit registers controlling position detection input. IPCUR is the upper byte register and IPCLR the lower byte register.

For details of the 16-bit MPG input control register (upper) (IPCUR), see "21.6.5.1 16-bit MPG Input Control Register (Upper) (IPCUR)".

For details of the 16-bit MPG input control register (lower) (IPCLR), see "21.6.5.2 16-bit MPG Input Control Register (Lower) (IPCLR)".

### 21.6.5.1 16-bit MPG Input Control Register (Upper) (IPCUR)

The 16-bit MPG input control register (upper) (IPCUR) controls PPG edge synchronization and the compare operation.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	WTS1	WTS0	CPIF	CPIE	CPD2	CPD1	CPD0	CMPE
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] WTS[1:0]: PPG edge synchronization select bits

These bits select which edge of the next PPG signal is to be synchronized with the write timing.

bit7:6	Details
Writing ''00''	No edge synchronization
Writing "01"	Rising edge
Writing "10"	Falling edge
Writing "11"	Both edges

[bit5] CPIF: Compare interrupt request flag bit

This bit is the compare interrupt request flag for the compare circuit. When the RDA[2:0] bits are compared with the CPD[2:0] bits and they match, this bit is set to "1".

With the compare interrupt request already enabled (CPIE = 1), when this bit is set to "1", a compare interrupt is generated.

Writing "0" to this bit clears it. Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit5	Details
Reading "0"	Indicates that no compare interrupt request has been generated.
Reading "1"	Indicates that a compare interrupt request has been generated.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit4] CPIE: Compare interrupt enable bit

This bit enables or disables the compare interrupt.

When this bit is set to "1", and the compare interrupt request flag bit (CPIF) is also set to "1", a compare interrupt is generated.

bit4	Details
Writing "0"	Disables the compare interrupt.
Writing "1"	Enables the compare interrupt.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

### **MB95630H Series**

#### [bit3:1] CPD[2:0]: Compare bits

These bits are used to compare with the RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPCUR). When the value of the CPD[2:0] bits match the value of the RDA[2:0] bits, the compare interrupt request flag bit (CPIF) is set to "1".

bit3:1	Details
Writing ''000''	If the RDA[2:0] bits are "000", a compare match occurs.
Writing ''001''	If the RDA[2:0] bits are "001", a compare match occurs.
Writing "010"	If the RDA[2:0] bits are "010", a compare match occurs.
Writing "011"	If the RDA[2:0] bits are "011", a compare match occurs.
Writing "100"	If the RDA[2:0] bits are "100", a compare match occurs.
Writing "101"	If the RDA[2:0] bits are "101", a compare match occurs.
Writing "110"	If the RDA[2:0] bits are "110", a compare match occurs.
Writing "111"	If the RDA[2:0] bits are "111", a compare match occurs.

#### [bit0] CMPE: Position detection compare enable bit

This bit enables or disables the compare operation in position detection.

bit0	Details
Writing ''0''	Disables the compare operation.
Writing "1"	Enables the compare operation.

### 21.6.5.2 16-bit MPG Input Control Register (Lower) (IPCLR)

The 16-bit MPG input control register (lower) (IPCLR) controls the input edge polarity, the noise cancellation function for the SNI2 to SNI0 pins and the edge detection on the SNI2 to SNI0 pins.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	CPE1	CPE0	SNC2	SNC1	SNC0	SEE2	SEE1	SEE0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:6] CPE[1:0]: Input edge polarity select bits

These bits select the input edge polarity for the position detection. The position detection operates according to the input edge polarity selected by these bits.

bit7:6	Details
Writing ''00''	No edge detection (stop state)
Writing ''01''	Detection of the rising edge
Writing "10"	Detection of the falling edge
Writing "11"	Detection of both edges

#### [bit5:3] SNC[2:0]: SNI2 to SNI0 noise filter enable bits

These bits determine whether the inputs from the SNI2 to SNI0 pins pass through the noise cancellation circuit when the inputs are enabled.

The noise cancellation circuit starts the internal n-bit counter when an active level is input (the value of n can be 2, 3, 4, 5, depending on the settings of the S2[1:0], S1[1:0] and S0[1:0] bits in the noise cancellation control register). If the active level is held until the counter overflows, the circuit accepts input from the SNI2 to SNI0 pins. Therefore, the pulse width of noise that can be cancelled is about  $2^n$  machine cycles.

Note: When the noise cancellation circuit is enable, the input becomes invalid in a mode such as stop mode in which the internal clock is stopped.

bit5	Details
Writing ''0''	SNI2 input does not pass through the noise cancellation circuit.
Writing "1"	SNI2 input passes through the noise cancellation circuit.

bit4	Details
Writing ''0''	SNI1 input does not pass through the noise cancellation circuit.
Writing "1"	SNI1 input passes through the noise cancellation circuit.

bit3	Details
Writing "0"	SNI0 input does not pass through the noise cancellation circuit.
Writing "1"	SNI0 input passes through the noise cancellation circuit.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

### MB95630H Series

#### [bit2] SEE2: SNI2 enable bit

This bit enables or disables the edge detection on the SNI2 pin.

Set this bit before setting the CMPE bit in the input control register (upper) (IPCUR) to "0".

bit2	Details					
Writing ''0''	sables the edge detection on the SNI2 pin.					
Writing "1"	Enables the edge detection on the SNI2 pin.					

[bit1] SEE1: SNI1 enable bit

This bit enables or disables the edge detection on the SNI1 pin.

Set this bit before setting the CMPE bit in the input control register (upper) (IPCUR) to "0".

bit1	Details			
Writing "0"	Disables the edge detection on the SNI1 pin.			
Writing "1"	Enables the edge detection on the SNI1 pin.			

[bit0] SEE0: SNI0 enable bit

This bit enables or disables the edge detection on the SNI0 pin.

Set this bit before setting the CMPE bit in the input control register (upper) (IPCUR) to "0".

bit0	Details				
Writing ''0''	sables the edge detection on the SNI0 pin.				
Writing "1"	Enables the edge detection on the SNI0 pin.				

### 21.6.6 16-bit MPG Compare Clear Register (Upper/Lower) (CPCUR/CPCLR)

The 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR) consists of two 8-bit registers. CPCUR is the upper byte register and CPCLR the lower byte register. When the values of these registers match the count value of the 16-bit timer, the 16-bit timer is reset to "0x0000".

The 16-bit MPG compare clear register (upper) (CPCUR) and the 16-bit MPG compare clear register (lower) (CPCLR) are two 8-bit registers used to compare with the counter value of the 16-bit timer. Since the initial values of these registers are indeterminate, it is necessary to write values to these registers before starting an operation.

Always use one of the following methods to access these registers.

- Use the "MOVW" instruction (use a 16-bit access instruction to read and write the CPCUR register address).
- Use the "MOV" instruction to read or write CPCUR first and then CPCLR.

CPCUR								
bit	7	6	5	4	3	2	1	0
Field	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08
Attribute	R/W							
Initial value	Х	Х	Х	Х	Х	Х	Х	Х
								<u> </u>
CPCLR								
bit	7	6	5	4	3	2	1	0
Field	CL07	CL06	CL05	CL04	CL03	CL02	CL01	CL00
Attribute	R/W							
Initial value	Х	Х	Х	Х	Х	Х	Х	Х
					•			

#### Register Configuration

#### Notes:

When the values of these registers match the count value of the 16-bit timer, the 16-bit timer is reset to "0x0000" and the compare clear interrupt request flag bit (TCSR:ICLR) is set. In addition, when the interrupt operation is enabled, an interrupt request is sent to the CPU.

If the values loaded to the 16-bit MPG compare clear register (upper) (CPCUR) and the 16-bit MPG compare clear register (lower) (CPCLR) are the same as the 16-bit timer counter value, the compare operation will not be performed until the next occasion in which the values of CPCUR and CPCLR are the same as the 16-bit timer counter value.

### 21.6.7 16-bit MPG Timer Buffer Register (Upper/Lower) (TMBUR/TMBLR)

The timer buffer register (upper/lower) (TMBUR/TMBLR) consists of two 8-bit registers used to read the counter value of 16-bit timer.

The 16-bit MPG timer buffer register (upper) (TMBUR) and the 16-bit MPG timer buffer register (lower) (TMBLR) store the counter value of the 16-bit timer at the point at which a write timing trigger or a position detection trigger is generated. The counter is cleared to "0x0000" upon the generation of the trigger.

Always use one of the following methods to access this register.

- Use the "MOVW" instruction (use a 16-bit access instruction to read the TMBUR register address).
- Use the "MOV" instruction to read or write TMBUR first and then TMBLR.

#### Register Configuration

TMBUR 5 bit 7 6 4 3 2 0 1 Field T15 T14 T13 T12 T11 T10 T09 T08 Attribute R R R R R R R R Initial value х х Х Х х Х Х Х TMBLR 3 bit 7 6 5 4 2 0 1 T07 T06 T05 T04 T03 T02 T01 T00 Field Attribute R R R R R R R R Х Х Х Х Х Х Х Х Initial value

## 21.6.8 16-bit MPG Timer Control Status Register (TCSR)

The 16-bit MPG timer control status register (TCSR) controls the operation of the 16-bit timer.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	TCLR	MODE	ICLR	ICRE	TMEN	CLK2	CLK1	CLK0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] TCLR: Timer clear bit

The read value of this bit is always "0".

Writing "1" to this bit initializes the counter of the 16-bit timer to "0x0000". Writing "0" to this bit has no effect on operation.

bit7	Details				
Read access	The read value is always "0".				
Writing ''0''	Has no effect on operation.				
Writing "1"	Initializes the counter of the 16-bit timer to "0x0000".				

[bit6] MODE: Timer reset condition bit

This bit sets the reset condition for the 16-bit timer.

bit6	Details				
Writing "0"	The 16-bit timer is reset at a write timing signal.				
Writing "1"	The 16-bit timer is reset at a position detection signal.				

Note: The 16-bit timer is reset upon a change in the 16-bit timer value.

[bit5] ICLR: Compare clear interrupt request flag bit

This bit is the compare clear interrupt request flag.

When the value of the 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR) match the 16-bit timer value, the counter of the 16-bit timer is cleared and this bit is set to "1".

With the compare clear interrupt request already enabled (TCSR:ICRE = 1), when the ICLR bit is set to "1", a compare clear interrupt is generated.

Writing "0" to this bit clears it. Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit5	Details
Reading "0"	Indicates that no compare clear interrupt request has been generated.
Reading ''0''	Indicates that a compare clear interrupt request has been generated.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

## CHAPTER 21 MULTI-PULSE GENERATOR 21.6 Registers

### MB95630H Series

#### [bit4] ICRE: Compare clear interrupt enable bit

This bit enables or disables the compare clear interrupt.

When this bit is set to "1", and the compare clear interrupt request flag bit (ICLR) is also set to "1", a compare clear interrupt is generated.

bit4	Details				
Writing ''0''	visables the compare clear interrupt.				
Writing "1"	Enables the compare clear interrupt.				

[bit3] TMEN: Timer enable bit

This bit enables or disables the counting operation of the 16-bit timer.

bit3	Details
Writing "0"	Disables the counting operation of the 16-bit timer.
Writing "1"	Enables the counting operation of the 16-bit timer.

Note: When the counting operation of the 16-bit timer is disabled, the output compare operation is also disabled.

#### [bit2:0] CLK[2:0]: Clock frequency select bits

These bits select the count clock of the 16-bit timer.

bit2:0		Details (MCLK: machine clock)							
	Count clock	MCLK = 16 MHz	MCLK = 8 MHz	MCLK = 4 MHz	MCLK = 1 MHz				
Writing ''000''	1 MCLK	62.5 ns	125 ns	0.25 µs	1 µs				
Writing ''001''	MCLK/2	125 ns	0.25 µs	0.5 µs	2 µs				
Writing ''010''	MCLK/4	0.25 µs	0.5 µs	1 µs	4 µs				
Writing "011"	MCLK/8	0.5 µs	1 µs	2 µs	8 µs				
Writing "100"	MCLK/16	1 µs	2 µs	4 µs	16 µs				
Writing "101"	MCLK/32	2 µs	4 µs	8 µs	32 µs				
Writing "110"	MCLK/64	4 μs	8 µs	16 µs	64 µs				
Writing "111"	MCLK/128	8 µs	16 µs	32 µs	128 µs				

Note: Since the count clock is changed immediately after these bits are updated, it is recommend to modify these bits while the 16-bit timer is in stop state.

# 21.6.9 16-bit MPG Noise Cancellation Control Register (NCCR)

The 16-bit MPG noise cancellation control register (NCCR) controls the noise pulse width to be cancelled on the DTTI pin and SNIx pin.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	S21	S20	S11	S10	S01	S00	D1	D0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7:6] S2[1:0]: SNI2 noise width select bits

These bits select the noise width to be cancelled on the SNI2 pin.

bit7:6	Details		
Writing ''00''	-machine cycle noise		
Writing "01" 8-machine cycle noise			
Writing "10"	16-machine cycle noise		
Writing "11"	32-machine cycle noise		

#### [bit5:4] S1[1:0]: SNI1 noise width select bits

These bits select the noise width to be cancelled on the SNI1 pin.

bit5:4	Details			
Writing ''00''	-machine cycle noise			
Writing ''01''	8-machine cycle noise			
Writing "10"	16-machine cycle noise			
Writing "11"	32-machine cycle noise			

#### [bit3:2] S0[1:0]: SNI0 noise width select bits

These bits select the noise width to be cancelled on the SNI0 pin.

bit3:2	Details		
Writing ''00''	-machine cycle noise		
Writing "01" 8-machine cycle noise			
Writing "10"	16-machine cycle noise		
Writing "11"	32-machine cycle noise		

#### [bit1:0] D[1:0]: DTTI noise width select bits

These bits select the noise width to be cancelled on the DTTI pin.

bit1:0	Details			
Writing "00"	machine cycle noise			
Writing "01"	-machine cycle noise			
Writing "10"	6-machine cycle noise			
Writing "11"	32-machine cycle noise			

# 21.7 Notes on Using Multi-pulse Generator

#### This section provides notes on using the multi-pulse generator.

### ■ Notes on Using Waveform Sequencer

- Notes on using a program for setting
  - Directly changing from one PPG synchronization mode to another PPG synchronization mode (e.g. from rising-edge synchronization (IPCUR:WTS[1:0] = 0b01) to falling-edge synchronization (IPCUR:WTS[1:0] = 0b10) or vice versa) is prohibited. To change from one PPG synchronization mode to another PPG synchronization mode, disable PPG edge synchronization (IPCUR:WTS[1:0] = 0b00) temporarily before changing to another PPG synchronization mode.
  - When the data transfer method is changed, the next data buffer register to be selected is always specified by the BNKF bit and RDA[2:0] bits in the 16-bit MPG output data register (upper) (OPDUR). However, this does not apply to the OPDBRH0/OPDBRL0 write method (OPCUR:OPS[2:0] = 0b000). In the OPDBRH0/OPDBRL0 write method, the BNKF bit and RDA[2:0] bits are ignored.
  - To access the 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR), the word access instruction must be used. Use the "MOVW" instruction to access OPDUR and OPDLR, or use the "MOV" instruction to access OPDUR first and then OPDLR.
  - When using the OPDBRH0/OPDBRL0 write method for data transfer (OPCUR:OPS[2:0] = 0b000), word access to output data buffer register 0 must be used, byte access to either lower register or upper register does not start any transfer operation.
  - In order to use the 16-bit reload timer underflow transfer method (OPCUR:OPS[2:0] = 0b010), the reload timer should be used in reload mode. Software trigger is needed to be used for the startup of the reload timer. The 16-bit reload timer is needed for setting the update time in advance and executing the continuous control action.
  - In order to use the position detection and timer underflow transfer method (OPCUR:OPS[2:0] = 0b011 or 0b111), the reload timer should be used in one-shot mode. TIN00 must be longer than two machine cycles.
  - Before the DTTI circuit is enabled (OPCUR:DTIE = 1), make sure that the port x which is multiplexed with the OPTx is configured as an output port by setting its port direction register (DDRx).
  - Since the DTTI input control circuit uses a peripheral clock, input is invalidated even if the DTTI input is enabled (OPCUR:DTIE = 1) in a mode such as stop mode in which the oscillator stops.
  - In the worst situation, the time from DTTI being recognized (after noise cancellation) to DTISP in effect takes two cycles; in the best situation, it takes one cycle.
  - Before modifying the D[1:0] bits in the 16-bit MPG noise cancellation control register (NCCR), ensure that the noise cancellation function has been disabled (OPCUR:NRSL = 0).
  - Before modifying the S2[1:0], S1[1:0] and S0[1:0] bits in the NCCR register, ensure that the noise cancellation function has been disabled (IPCLR:SNC[2:0] = 0b000).

#### • Notes on interrupts

- When the DTIF bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", control cannot be returned from interrupt processing. Always clear the DTIF bit.
- When the WTIF bit in the 16-bit MPG output control register (upper) (OPCUR) is set to "1", control cannot be returned from interrupt processing. Always clear the WTIF bit.
- When the PDIF bit in the 16-bit MPG output control register (lower) (OPCLR) is set to "1", control cannot be returned from interrupt processing. Always clear the PDIF bit.
- When the CPIF bit in the 16-bit MPG input control register (upper) (IPCUR) is set to "1", control cannot be returned from interrupt processing. Always clear the CPIF bit.
- Since the above interrupts share an interrupt vector with other resource, interrupt causes must be checked carefully by the interrupt processing routine when interrupts are used.

## Notes on Using 16-bit Timer

- Notes on using a program for setting
  - To access the 16-bit MPG compare clear register (upper/lower) (CPCUR/CPCLR) and the 16-bit MPG timer buffer register (upper/lower) (TMBUR/TMBLR), the word access instruction must be used.
  - Before the prescaler clock is changed, the timer counter should be disable first by setting the TMEN bit to "0". Modify the CLK[2:0] bits in the 16-bit MPG timer control status register (TCSR) only when the 16-bit timer is not counting.
  - If the values loaded to the 16-bit MPG compare clear register (upper) (CPCUR) and the 16bit MPG compare clear register (lower) (CPCLR) are the same as the timer counter value, the comparison operation will not be performed until the next occasion in which the values of CPCUR and CPCLR are the same as the timer counter value.

• Notes on interrupts

- When the ICLR bit in the 16-bit MPG timer control status register (TCSR) is set to "1" and an interrupt request is enabled (TCSR:ICRE = 1), control cannot be returned from interrupt processing. Always clear the ICLR bit.
- Since the 16-bit timer shares an interrupt vector with other resources, interrupt sources must be checked carefully by the interrupt processing routine when interrupts are used.
- Notes on pin occupancy

To prevent resource output from clashing, when the MPG is enabled, disable the resource output of the 16-bit PPG timer (PCNTLn:POEN = 0) and also that of the 16-bit reload timer (TMCSRLn:OUTE = 0).

• Notes on function conflict

The 16-bit PPG timer and the 16-bit reload timer form part of the MPG. When the MPG is enabled, the two modules are used for the MPG and cannot work independently of the MPG. When the 16-bit PPG timer or the 16-bit reload timer is needed for other applications, disable the MPG first before using them for other applications.

# 21.8 Sample Program for Multi-pulse Generator

This section provides a sample program for the multi-pulse generator.

## ■ Sample Program for Multi-pulse Generator

- Processing
  - An output in the PPG is directed to OPT0 and an inverted output in the PPG is directed to OPT1 when write timing interrupt is generated.
  - The OPDBRH0/OPDBRL0 write method is used for data transfer to 16-bit MPG output data register (upper/lower) (OPDUR/OPDLR).
  - The 16-bit PPG timer is used in PWM and is started with a software trigger.
  - 16 MHz is used for the machine clock, and 62.5 ns is used for the count clock of the 16-bit PPG timer.

#### • Coding example

;A demo program							
ILR4	EQU	007DH	;Interrupt control register for the waveform sequencer				
PCSR1	EQU	0FB2H	;16-bit PPG cycle setting buffer register				
PDUT1	EQU	0FB4H	;16-bit PPG duty setting buffer register				
PCNT1	EQU	0044H	;16-bit PPG status control register				
OPCUR	EQU	0066H	;16-bit MPG output control register (upper)				
OPCLR	EQU	0067H	;16-bit MPG output control register (lower)				
OPCR	EQU	OPCUR	;16-bit MPG output control register (upper+lower)				
			; ,for word access.				
OPDBRH0	EQU	0FC4H	;16-bit MPG output data buffer register 0 (upper)				
OPDBRL0	EQU	0FC5H	;16-bit MPG output data buffer register 0 (lower)				
OPDBR0	EQU	OPDBRH0	;16-bit MPG output data buffer register 0 (upper+lower)				
			; ,for word access.				
WTIF	EQU	OPCUR:1	;Interrupt request flag bit				
;Main	program						
CODE	CSEG	ABS					
START:							
;	:		;Assumes that stack pointer (SP) has already been				
	CLRI		;Interrupt disable				
	MOV	ILR4,#00H	;Interrupt level 0 (top priority)				
	MOVW	A,#0064H					
	MOVW	PCSR1,A	;Sets the period of the PPG output				
	MOVW	A,#003CH					
	MOVW	PDUT1,A	;Sets the duty ratio of the PPG output				
	MOVW	A,#011000000	00000110B				

MB95630H Series	5		CHAPTER 21 MULTI-PULSE GENERATOR 21.8 Sample Program for Multi-pulse Generator
Ν	MOVW	PCNT1,A	;Enables PPG output in normal polarity
			;Enables 16-bit PPG timer
			;Software triggers PPG
			;Select PWM mod
			;Clears interrupt flag, and starts counter
Ν	MOVW	A,#0103H	
Ν	MOVW	OPCR,A	;Enable OPT0 and OPT1 output
			;Sets OPDBRH0/OPDBRL0 write method for data transfer
			;Enable write timing interrupt
			;Clears interrupt flag
Ν	MOVW	A,#0009H	
Ν	MOVW	OPDBR0,A	;Sets OPT0 pin as PPG output
			;Sets OPT1 pin as inverted PPG output
			;Starts data transfer
S	SETI		;Interrupt enable
LOOP: M	MOV	А,#00Н	;Endless loop
Ν	MOV	A,#01H;	
J	MP	LOOP;	
;Interrupt	t program	1	
WARI:			
С	CLRB	WTIF	;Clears interrupt request flag
;	;		
;	User pr	rocessing	
;	:		
R	RETI		;Returns from interrupt
CODE ENDS			
;Vector se	etting		
VECT C	CSEG	ABS	
C	ORG	0FFDAH	;Sets vector for interrupt #16 (0x10)
		DW WARI	
С	ORG	0FFFCH	;Sets reset vector
		DW 0000H	;Sets single-chip mode
		DW START	
VECT ENDS			
E	END	START	
E	END		

# CHAPTER 22 UART/SIO

This chapter describes the functions and operations of UART/SIO.

- 22.1 Overview
- 22.2 Configuration
- 22.3 Channel
- 22.4 Pins
- 22.5 Interrupts
- 22.6 Operations and Setting Procedure Example
- 22.7 Registers

# 22.1 Overview

The UART/SIO is a general-purpose serial data communication interface. Serial data transfers of variable-length data can be made with a synchronous or asynchronous clock. The transfer format is NRZ. The transfer rate can be set with the dedicated baud rate generator or external clock (in clock synchronous mode).

## ■ Functions of UART/SIO

The UART/SIO is capable of serial data transmission/reception (serial input/output) to and from another CPU or peripheral device.

- Equipped with a full-duplex double buffer that allows 2-way full-duplex communication.
- The synchronous or asynchronous transfer mode can be selected.
- The optimum baud rate can be selected with the dedicated baud rate generator.
- The data length is variable; it can be set to 5 bit to 8 bit when no parity is used or to 6 bit to 9 bit when parity is used. (See Table 22.1-1.)
- The serial data direction (endian) can be selected.
- The data transfer format is NRZ (Non-Return-to-Zero).
- Two operation modes (operation modes 0 and 1) are available. Operation mode 0 operates as asynchronous clock mode (UART). Operation mode 1 operates as clock synchronous mode (SIO).

#### Table 22.1-1 UART/SIO Operation Modes

Operation mode	Data	length	Synchronization	Length of stop bit	
Operation mode	No parity	With parity	mode		
	5	6		1 bit or 2 bits	
0	6	7	Asynchronous		
0	7	8	Asynemonous		
	8	9			
	5 -				
1	6	-	Synchronous	-	
1	7	-	Synchronous		
	8	_			

# 22.2 Configuration


The UART/SIO consists of the following blocks:

- UART/SIO serial mode control register 1 (SMC1n)
- UART/SIO serial mode control register 2 (SMC2n)
- UART/SIO serial status and data register (SSRn)
- UART/SIO serial input data register (RDRn)
- UART/SIO serial output data register (TDRn)

The number of pins and that of channels of the UART/SIO vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

## ■ Block Diagram of UART/SIO



#### Figure 22.2-1 Block Diagram of UART/SIO

• UART/SIO serial mode control register 1 (SMC1n)

This register controls UART/SIO operation mode. It is used to set the serial data direction (endian), parity and its polarity, stop bit length, operation mode (synchronous/asynchronous), data length, and serial clock.

• UART/SIO serial mode control register 2 (SMC2n)

This register controls UART/SIO operation mode. It is used to enable/disable serial clock output, serial data output, transmission/reception, and interrupts and to clear the receive error flag.

• UART/SIO serial status and data register (SSRn)

This register indicates the transmission/reception status and error status of UART/SIO.

• UART/SIO serial input data register (RDRn)

This register holds the receive data. The serial input is converted and then stored in this register.

• UART/SIO serial output data register (TDRn)

This register sets the transmit data. Data written to this register is serial-converted and then output.

#### Input Clock

The UART/SIO uses the output clock (internal clock) from the dedicated baud rate generator or the input signal (external clock) from the UCKn pin as its input clock (serial clock).

# 22.3 Channel

## This section describes the channel of UART/SIO.

## ■ Channel of UART/SIO

Table 22.3-1 and Table 22.3-2 show the pins and registers of UART/SIO respectively.

#### Table 22.3-1 Pins of UART/SIO

Pin name	Pin function		
UCKn	Clock input/output		
UOn	Data output		
UIn	Data input		

#### Table 22.3-2 Registers of UART/SIO

Register abbreviation	Corresponding register (Name in this manual)			
SMC1n	UART/SIO serial mode control register 1			
SMC2n	UART/SIO serial mode control register 2			
SSRn	UART/SIO serial status and data register			
TDRn	UART/SIO serial output data register			
RDRn	UART/SIO serial input data register			

# 22.4 Pins

## This section describes the pins of the UART/SIO.

## Pins of UART/SIO

The pins of UART/SIO are the clock input and output pin (UCKn), serial data output pin (UOn) and serial data input pin (UIn).

• UCKn

Clock input/output pin for UART/SIO.

When the clock output is enabled (SMC2n:SCKE=1), it serves as a UART/SIO clock output pin (UCKn) regardless of the value of the corresponding port direction register. At this time, do not select the external clock (set SMC1n:CKS = 0).

When it is to be used as a UART/SIO clock input pin, disable the clock output (SMC2n:SCKE = 0) and make sure that it is set as input port by the corresponding port direction register. At this time, be sure to select the external clock (set SMC1n:CKS = 0).

• UOn

Serial data output pin for UART/SIO. When the serial data output is enabled (SMC2n:TXOE = 1), it serves as a UART/SIO serial data output pin (UOn) regardless of the value of the corresponding port direction register.

• Uln

Serial data input pin for UART/SIO. When it is to be used as a UART/SIO serial data input pin, make sure that it is set as input port by the corresponding port direction register.

# 22.5 Interrupts

# The UART/SIO has six interrupt-related bits: receive error flag bits (PER, OVE, FER), receive data register full flag bit (RDRF), transmit data register empty flag bit (TDRE), and transmission completion flag bit (TCPL).

## ■ Interrupts of UART/SIO

Table 22.5-1 lists the UART/SIO interrupt control bits and interrupt sources.

#### Table 22.5-1 UART/SIO Interrupt Control Bits and Interrupt Sources

Item	Description							
Interrupt request flag bit	SSRn:TDRE	SSRn:TCPL	SSRn:RDRF	SSRn:PER	SSRn:OVE	SSRn:FER		
Interrupt request enable bit	SMC2n:TEIE	SMC2n:TCIE	SMC2n:RIE	SMC2n:RIE	SMC2n:RIE	SMC2n:RIE		
Interrupt source	Transmit data register empty	Transmission completion	Receive data full	Parity error	Overrun error	Framing error		

## ■ Transmit Interrupt

When transmit data is written to the UART/SIO serial output data register (TDRn), the data is transferred to the transmission shift register. When the next piece of data can be written, the TDRE bit is set to "1". At this time, an interrupt request to the interrupt controller occurs when transmit data register empty interrupt enable bit has been enabled (SMC2n:TEIE = 1).

The TCPL bit is set to "1" upon completion of transmission of all pieces of transmit data. At this time, an interrupt request to the interrupt controller occurs when transmission completion interrupt enable bit has been enabled (SMC2n:TCIE = 1).

## Receive Interrupt

If the data is input successfully up to the stop bit, the RDRF bit is set to "1". If an overrun error, a parity error, or a framing error occurs, the corresponding error flag bit (PER, OVE, or FER) is set to "1".

These bits are set when a stop bit is detected. If receive interrupt enable bit has been enabled (SMC2n:RIE = 1), an interrupt request to the interrupt controller will be generated.

# 22.6 Operations and Setting Procedure Example

The UART/SIO has a serial communication function (operation mode 0, 1).

## ■ Operations of UART/SIO

• Operation mode

Two operation modes are available in the UART/SIO. Clock synchronous mode (SIO) or clock asynchronous mode (UART) can be selected (See Table 22.6-1).

Operation mode	Data	length	Synchronization	Length of stop bit
Operation mode	No parity	With parity	mode	Length of stop bit
	5	6		
0	6	7	Asynchronous	1 bit or 2 bits
0	7	8	Asynchronous	1 bit of 2 bits
	8	9		
	5	-		
1	6	-	Synchronous	
1	7	-	Synchronous	-
	8	-		

## ■ Setting Procedure Example

Below is an example of procedure for setting the UART/SIO.

#### Initial setup

- 1. Set the port input. (DDR)
- 2. Set the interrupt level. (ILR\*)
- 3. Set the prescaler. (PSSRn)
- 4. Set the baud rate. (BRSRn)
- 5. Select the clock. (SMC1n:CKS)
- 6. Set the operation mode. (SMC1n:MD)
- 7. Enable/disable the serial clock output. (SMC2n:SCKE)
- 8. Enable reception. (SMC2n:RXE = 1)
- 9. Enable interrupts. (SMC2n:RIE = 1)
- \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

Interrupt processing

Read receive data. (RDRn)

# 22.6.1 **Operations in Operation Mode 0**

## Operation mode 0 operates as clock asynchronous mode (UART).

## ■ Operations in UART/SIO Operation Mode 0

Clock asynchronous mode (UART) is selected when the MD bit in the UART/SIO serial mode control register 1 (SMC1n) is set to "0".


#### Baud rate

The serial clock is selected by the CKS bit in the SMC1n register. Be sure to select the dedicated baud rate generator at this time.

The baud rate is equivalent to the output clock frequency of the dedicated baud rate generator, divided by four. The UART can perform communication within the range from -3% to +3% of the selected baud rate.

The baud rate generated by the dedicated baud rate generator is obtained from the equation illustrated below. (For information about the dedicated baud rate generator, see "CHAPTER 23 UART/SIO DEDICATED BAUD RATE GENERATOR".)

#### Figure 22.6-1 Baud Rate Calculation when Using Dedicated Baud Rate Generator



#### Table 22.6-2 Sample Asynchronous Transfer Rates Based on Dedicated Baud Rate Generator (Machine clock = 10 MHz, 16 MHz, 16.25 MHz)

Dedicated baud rat	e generator setting	Internal	<b>-</b>	Baud rate	Baud rate	Baud rate
Prescaler select PSS[1:0]	Baud rate counter setting BRS[7:0]	UART division	Total division ratio (PSS $\times$ BRS $\times$ 4)	(10 MHz / Total division ratio)	(16 MHz / Total division ratio)	(16.25 MHz / Total division ratio)
1 (Setting value: 0,0)	20	4	80	125000	200000	203125
1 (Setting value: 0,0)	22	4	88	113636	181818	184659
1 (Setting value: 0,0)	44	4	176	56818	90909	92330
1 (Setting value: 0,0)	87	4	348	28736	45977	46695
1 (Setting value: 0,0)	130	4	520	19231	30769	31250
2 (Setting value: 0,1)	130	4	1040	9615	15385	15625
4 (Setting value: 1,0)	130	4	2080	4808	7692	7813
8 (Setting value: 1,1)	130	4	4160	2404	3846	3906

The baud rate in clock asynchronous mode (UART) can be set in the following range.

#### Table 22.6-3 Baud Rate Setting Range in Clock Asynchronous Mode (UART)

PSS[1:0]	BRS[7:0]
0b00 to 0b11	0x02 (2) to 0xFF (255)

#### • Transfer data format

UART can treat data only in NRZ (Non-Return-to-Zero) format. Figure 22.6-2 shows the data format.


The character bit length can be selected from among 5 to 8 bits depending on the settings of SMC1n:CBL[1:0].

The stop bit length can be set to 1 or 2 bits depending on the setting of SMC1n:SBL.

The PEN bit and TDP bit in the SMC1n register can be used to enable/disable parity and to select parity polarity.

As shown in Figure 22.6-2, the transfer data always starts from the start bit ("L" level) and ends with the stop bit ("H" level) by performing the specified data bit length transfer with MSB first or LSB first ("LSB first" or "MSB first" can be selected by the BDS bit in the SMC1n register). It becomes "H" level at the idle state.

#### Figure 22.6-2 Transfer Data Format



• Reception in asynchronous clock mode (UART)

Use UART/SIO serial mode control register 1 (SMC1n) to select the serial data direction (endian), parity/non-parity, parity polarity, stop bit length, character bit length, and clock.

Reception remains performed as long as the reception operation enable bit (SMC2n:RXE) contains "1".

Upon detection of a start bit in receive data with the RXE bit set to "1", one frame of data is received according to the data format set in UART/SIO serial control register 1 (SMC1n).

When the reception of one frame of data has been completed, the received data is transferred to the UART/SIO serial input data register (RDRn) and the next frame of serial data can be received.

When the RDRn register stores data, the receive data register full flag bit (SSRn:RDRF) is set to "1".

A receive interrupt occurs the moment the RDRF bit is set to "1" when the receive interrupt enable bit (SMC2n:RIE) contains "1".

Received data is read from the RDRn register after each error flag (PER, OVE, FER) in the UART/SIO serial status and data register (SSRn) is checked.

When received data is read from the RDRn register, the RDRF bit is cleared to "0".

Note that modifying the SMC1n register during reception may result in unpredictable operation. If the RXE bit is set to "0" during reception, the reception is immediately disabled and initialization will be performed. The data received up to that point will not be transferred to the serial input data register.



RXE	
UIn	St D0 D1 D2 D3 D4 D5 D6 D7 Sp Sp St D0 D1 D2
RDRn read —	
RDRF	

• Receive error in asynchronous clock mode (UART)

If any of the following three error flags (PER, FER, OVE) has been set, receive data is not transferred to the UART/SIO serial input data register (RDRn) and the receive data register full flag bit (RDRF) is not set to "1" either.

• Parity error (PER)

The parity error bit (PER) is set to "1" if the parity bit in received serial data does not match the parity polarity bit (TDP) when the parity control bit (PEN) contains "1".

• Framing error (FER)

The framing error bit (FER) is set to "1" if "1" is not detected at the position of the first stop bit in serial data received in the set character bit length (CBL) under parity control (PEN). Note that the stop bit is not checked if it appears at the second bit or later.

• Overrun error (OVE)

Upon completion of reception of serial data, the overrun error bit (OVE) is set to "1" if the reception of the next data is performed before the previous receive data is read.

Each flag is set at the position of the first stop bit.

UIn _	D5	_X	D6	D7	X	Ρ	SP	X	SP	X	
PER OVE FER											
Receive interrupt-											

#### Figure 22.6-4 Setting Timing for Receive Errors

• Start bit detection and confirmation of receive data during reception

The start bit is detected by a falling of the serial input followed by a succession of three "L" levels after the serial data input is sampled according to the clock (BRCLK) signal provided by the dedicated baud rate generator with the reception operation enable bit (RXE) set to "1". When the first "H", "L", "L", "L" train is detected in a BRCLK sample, therefore, the current bit is regarded as the start bit.

The frequency-quartered circuit is activated upon detection of the start bit and serial data is input to the reception shift register at intervals of four periods of BRCLK.

When data is received, sampling is performed at three points of the baud rate clock (BRCLK) and data sampling clock (DSCLK) and received data is confirmed on a majority basis when two bits out of three match.




Figure 22.6-5 Start Bit Detection and Serial Data Input

• Transmission in asynchronous clock mode

Use UART/SIO serial mode control register 1 (SMC1n) to select the serial data direction (endian), parity/non-parity, parity polarity, stop bit length, character bit length, and clock.

Either of the following two procedures can be used to initiate the transmission process:

- Set the transmission operation enable bit (TXE) to "1", and then write transmit data to the UART/SIO serial output data register (TDRn) to start transmission.
- Write transmit data to the UART/SIO serial output data register (TDRn), and then set the transmission operation enable bit (TXE) to "1" to start transmission.

Transmit data is written to the TDRn register after it is checked that the transmit data register empty flag bit (TDRE) set to "1".

When the transmit data is written to the TDRn register, the TDRE bit is cleared to "0".

The transmit data is transferred from the TDRn register to the transmission shift register, and the TDRE bit is set to "1".

When the transmit interrupt enable bit (TIE) contains "1", a transmit interrupt occurs if the TDRE bit is set to "1". This allows the next piece of transmit data to be written to the TDRn register by interrupt handling.

To detect the completion of serial transmission by transmit interrupt, set the transmission completion interrupt enable bits as follows: TEIE = 0, TCIE = 1. Upon completion of transmission, the transmission completion flag bit (SSRn:TCPL) is set to "1" and a transmit interrupt occurs.

The TCPL bit, and the TDRE bit in consecutive data transmission are set at the position which the transmission of the last bit was completed (it varies depending on the data length, parity enable, or stop bit length setting), as shown in Figure 22.6-6 below.

Note that modifying UART/SIO serial mode control register 1 (SMC1n) during transmission may result in unpredictable operation.





Figure 22.6-6 Transmission in Asynchronous Clock Mode (UART)

The TDRE bit is set at the point indicated in the following figure if the preceding piece of transmit data does not exist in the transmission shift register.







Figure 22.6-8 Setting Timing 2 for Transmit Data Register Empty Flag Bit (TDRE) (When TXE Is Switched from "0" to "1")



#### • Concurrent transmission and reception

In asynchronous clock mode (UART), transmission and reception can be performed independently. Therefore, transmission and reception can be performed at the same time or even with transmitting and receiving frames overlapping each other in shifted phases.

# 22.6.2 Operations in Operation Mode 1

## Operation mode 1 operates in clock synchronous mode (SIO).

## Operations in UART/SIO Operation Mode 1

Setting the MD bit in the UART/SIO serial mode control register 1 (SMC1n) to "1" selects synchronous clock mode (SIO).

The character bit length in synchronous clock mode (SIO) is variable between 5 bits and 8 bits.

Note, however, that parity is disabled and no stop bit is used.

The serial clock is selected by the CKS bit in the SMC1n register. Select the dedicated baud rate generator or external clock. The SIO performs shift operation using the selected serial clock as a shift clock.

To input the external clock signal, set the SCKE bit to "0".


To output the dedicated baud rate generator output as a shift clock signal, set the SCKE bit to "1". The serial clock signal is obtained by dividing clock by two, which is supplied by the dedicated baud rate generator. The baud rate in the SIO mode can be set in the following range. (For more information about the dedicated baud rate generator, also see "CHAPTER 23 UART/SIO DEDICATED BAUD RATE GENERATOR".)

#### Table 22.6-4 Baud Rate Setting Range in Clock Synchronous Mode (SIO)

PSS[1:0]	BRS[7:0]
0b00 to 0b11	0x01(1) to 0xFF(255), 0x00(256)
0000 10 0011	(The highest and lowest baud rate settings are 0x01 and 0x00, respectively.)

The baud rate applied when the external clock or dedicated baud rate generator is used is obtained from the corresponding equation illustrated below.

#### Figure 22.6-9 Calculating Baud Rate Based on External Clock



٦

#### Figure 22.6-10 Baud Rate Calculation Formula for Using Dedicated Baud Rate Generator

Baud rate value =	Machine	e clock (MCLK)		— [bps]
<b>2</b> ×	1 2 4 8	×	1 : 256	
UART prescaler select register (PS Prescaler select (PSS[1:0])	SSRn)	UART baud r Baud rate set		g register (BRSRn) [7:0])

#### • Serial clock

The serial clock signal is output under control of the output for transmit data. When only reception is performed, therefore, set transmission control (TXE = 1) to write dummy transmit data to the UART/SIO serial output register. Refer to the device data sheet for the UCKn clock value.

Reception in UART/SIO operation mode 1

For reception in operation mode 1, each register is used as shown below.

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	BDS	PEN	TDP	SBL	CBL1	CBL0	CKS	MD
	0	×	×	×	0	0	0	1
SMC2n (UART/SIG	O serial mo	ode contro	ol register	2)				
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	SCKE	TXOE	RERC	RXE	TXE	RIE	TCIE	TEIE
	0	0	0	0	0	0	×	×
SSRn (UART/SIO	serial statu	us and da	ta registe	r)				
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	-	-	PER	OVE	FER	RDRF	TCPL	TDRE
	×	×	×	0	×	0	×	×
TDRn (UART/SIO	serial outp	out data re	egister)					
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
	×	×	×	×	×	×	×	×
RDRn (UART/SIO	serial inpu	ıt data reç	gister)					
RDRn (UART/SIO	serial inpu bit7	ıt data reç bit6	gister) bit5	bit4	bit3	bit2	bit1	bit0
RDRn (UART/SIO	•			bit4 RD4	bit3 RD3	bit2 RD2	bit1 RD1	bit0 RD0
RDRn (UART/SIO	bit7	bit6	bit5					
RDRn (UART/SIO ⊚ : Used bit × : Unused bit	bit7 RD7	bit6 RD6	bit5 RD5	RD4	RD3	RD2	RD1	RD0
·	bit7 RD7	bit6 RD6	bit5 RD5	RD4	RD3	RD2	RD1	RD0

The reception depends on whether the serial clock has been set to external or internal clock.

#### <When external clock is enabled>

When the reception operation enable bit (RXE) contains "1", serial data is received always at the rising edge of the external clock signal.

#### <When internal clock is enabled>

The serial clock signal is output in accordance with transmission. Therefore, transmission must be performed even when only performing reception. The following two procedures can be used.

- Set the transmission operation enable bit (TXE) to "1", then write transmit data to the UART/SIO serial output data register to generate the serial clock signal and start reception.
- Write transmit data to the TDRn register, then set the TXE bit to "1" to generate the serial clock signal and start reception.

When 5-bit to 8-bit serial data is received by the reception shift register, the received data is transferred to the UART/SIO serial input data register (RDRn) and the next piece of serial data can be received.

When the RDRn register stores data, the receive data register full flag bit (RDRF) is set to "1".

A receive interrupt occurs the moment the RDRF bit is set to "1" when the receive interrupt enable bit (RIE) contains "1".

To read received data, read it from the RDRn register after checking the overrun error flag bit (OVE) in the UART/SIO serial status and data register (SSRn).

When received data is read from the RDRn register, the RDRF bit is cleared to "0".

Figure	22 6-12	8-bit Rece	ntion of Sy	vnchronous	<b>Clock Mode</b>
inguic	22.0 12			ynon onouo	

UCKn	
UIn	D0 D1 D2 D3 D4 D5 D6 D7
Read to RDRn	
RDRF	
	个 Interrupt to interrupt controller

#### Operation when receive error occurs

When an overrun error (OVE = 1) occurs, received data is not transferred to the RDRn register.

#### Overrun error (OVE = 1)

Upon completion of reception for serial data, the OVE bit is set to "1" if the RDRF bit has been set to "1" by the reception for the preceding piece of data.

	Figu	re 22.6-13 Overrun Error	
UCKn			
Uln	D0 D1 D6 D7	D0 D1 D6 D7	D0 D1 D6 D7
Read to RDRn			Π
RDRF			1
OVE _			

• Transmission in UART/SIO operation mode 1

For transmission in operation mode 1, each register is used as shown below.

SMC1n (UART/SI			•					
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	BDS	PEN	TDP	SBL	CBL1	CBL0	CKS	MD
	0	×	×	×	0	0	0	1
SMC2n (UART/SI	O serial mo	ode contr	ol registe	r 2)				
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	SCKE	TXOE	RERC	RXE	TXE	RIE	TCIE	TEIE
	0	1	×	×	0	×	0	0
SSRn (UART/SIC	serial state	us and da	ata registe	er)				
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	-	-	PER	OVE	FER	RDRF	TCPL	TDRE
	×	×	×	×	×	×	0	0
TDRn (UART/SIC	serial outp	out data r	egister)					
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
	0	0	0	0	0	0	0	0
RDRn (UART/SIC	) serial inpu	ıt data re	gister)					
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
	×	×	×	×	×	Х	×	×
<ul> <li>⊙ : Used bit</li> <li>× : Unused bit</li> <li>1 : Set to "1"</li> </ul>								

The following two procedures can be used to initiate the transmission process:

- Set the transmission operation enable bit (TXE) to "1", then write transmit data to the TDRn register to start transmission.
- Write transmit data to the TDRn register, then set the TXE bit to "1" to start transmission.

Transmit data is written to the TDRn register after it is checked that the transmit data register empty flag bit (TDRE) is set to "1".


When the transmit data is written to the TDRn register, the TDRE bit is cleared to "0".

When serial transmission is started after transmit data is transferred from the TDRn register to the transmission shift register, the TDRE bit is set to "1".

When the use of the external clock signal has been set, serial data transmission starts at the fall of the first serial clock signal after the transmission process is started.

A transmission completion interrupt occurs the moment the TDRE bit is set to "1" when the transmit interrupt enable bit (TIE) contains "1". At this time, the next piece of transmit data can be written to the TDRn register. Serial transmission can be continued with the TXE bit set to "1".

To use a transmission completion interrupt to detect the completion of serial transmission, enable transmission completion interrupt output this way: TEIE = 0, TCIE = 1. Upon completion of transmission, the transmission completion flag bit (SSRn:TCPL) is set to "1" and a transmission completion interrupt occurs.



#### Figure 22.6-15 8-bit Transmission in Synchronous Clock Mode

• Concurrent transmission and reception

<When external clock is enabled>

Transmission and reception can be performed independently of each other. Transmission and reception can therefore be performed at the same time or even when their phases are shifted from each other and overlapping.

<When internal clock is enabled>

As the transmitting side generates a serial clock, reception is influenced.

- If transmission stops during reception, the receiving side is suspended. It resumes reception when the transmitting side is restarted.
- See "22.4 Pins" for operation with serial clock output and operation with serial clock input.

# 22.7 Registers

## This section describes the registers of the UART/SIO.

### Table 22.7-1 List of UART/SIO Registers

Register abbreviation	Register name	Reference
SMC1n	UART/SIO serial mode control register 1	22.7.1
SMC2n	UART/SIO serial mode control register 2	22.7.2
SSRn	UART/SIO serial status and data register	22.7.3
RDRn	UART/SIO serial input data register	22.7.4
TDRn	UART/SIO serial output data register	22.7.5

# 22.7.1 UART/SIO Serial Mode Control Register 1 (SMC1n)

The UART/SIO serial mode control register 1 (SMC1n) controls the UART/SIO operation mode. The register is used to set the serial data direction (endian), parity and its polarity, stop bit length, operation mode (synchronous/ asynchronous), data length, and serial clock.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BDS	PEN	TDP	SBL	CBL1	CBL0	CKS	MD
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

## Register Functions

[bit7] BDS: Serial data direction control bit This bit controls the serial data direction (endian).

bit7	Details
Writing ''0''	Transmission or reception starts from the LSB in the UART/SIO serial input/output data register (RDRn/TDRn).
Writing "1"	Transmission or reception starts from the MSB in the UART/SIO serial input/output data register (RDRn/TDRn).

#### [bit6] PEN: Parity control bit

This bit enables or disables the parity in clock asynchronous mode (UART).

bit6	Details
Writing "0"	Disables the parity.
Writing "1"	Enables the parity.

#### [bit5] TDP: Parity polarity control bit

This bit controls the even/odd parity.

bit5	Details
Writing ''0''	Selects the even parity.
Writing "1"	Selects the odd parity.

#### [bit4] SBL: Stop bit length control bit

This bit controls the stop bit length in clock asynchronous mode (UART).

bit4	Details
Writing ''0''	1 bit
Writing "1"	2 bits

Note: The setting of this bit is only valid for transmission operation in clock asynchronous mode (UART). In a receive operation, regardless of the setting of this bit, the UART/SIO completes the receive operation when detecting a stop bit (one bit), and sets the receive data register full flag bit (SSRn:RDRF) to "1".

#### [bit3:2] CBL[1:0]: Character bit length control bits

#### These bits select the character bit length.

The setting of these bits is valid in both clock asynchronous mode (UART) and clock synchronous mode (SIO).

bit3:2	Details
Writing ''00''	5 bits
Writing "01"	6 bits
Writing "10"	7 bits
Writing "11"	8 bits

#### [bit1] CKS: Clock select bit

This bit selects a serial clock from the external clock or the UART/SIO dedicated baud rate generator.

bit1	Details			
Writing ''0''	JART/SIO dedicated baud rate generator			
Writing "1"	External clock			

Note: Setting this bit to "1" forcibly disables the output of the UCKn pin. The external clock cannot be used in clock asynchronous mode (UART).

#### [bit0] MD: Operation mode select bit

This bit selects an operation mode from the clock asynchronous mode (UART) or the clock synchronous mode (SIO).

bit0	Details			
Writing ''0''	Clock asynchronous mode (UART)			
Writing "1"	Clock synchronous mode (SIO)			

#### Note:

During data transmission or reception, do not modify the settings of the UART/SIO serial mode control register 1 (SMC1n).

# 22.7.2 UART/SIO Serial Mode Control Register 2 (SMC2n)

The UART/SIO serial mode control register 2 (SMC2n) controls the UART/SIO operation mode. The register enables or disables serial clock output, serial data output, transmission/reception, and interrupts, and clears the receive error flag.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	SCKE	TXOE	RERC	RXE	TXE	RIE	TCIE	TEIE
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	1	0	0	0	0	0

## Register Functions

[bit7] SCKE: Serial clock output enable bit

This bit controls the input/output of the serial clock pin (UCKn) in clock synchronous mode (SIO).

bit7	Details				
Writing "0"	Disables the serial clock, and makes the UCKn pin function as a general purpose I/O port.				
Writing "1"	Enables the serial clock, and makes the UCKn pin function as a serial clock output pin.				

Note: With the clock select bit (SMC1n:CKS) already set to "1", no internal clock signal is output even when this bit set to "1".

In clock asynchronous mode (UART) (SMC1n:MD = 0), when this bit is set to "0", the output from the UCKn bit will always be "H".

#### [bit6] TXOE: Serial data output enable bite bit

This bit controls the output of the serial data pin (UOn).

bit6	Details				
Writing "0"	Disables serial data output, and makes the UOn pin function as a general purpose I/O port.				
Writing "1"	Enables serial data output, and makes the UOn pin function as a serial data output pin.				

[bit5] RERC: Receive error flag clear bit

This bit clears the receive error flags.

The read value of this bit is always "1".

bit5	Details	
Writing ''0''	Clears the receive error flags (PER, OVE and FER) in the SSRn register.	
Writing "1"	Has no effect on operation.	

#### [bit4] RXE: Receive operation enable bit

This bit enables or disables the reception of serial data.

If this bit is set to "0" during a receive operation, the receive operation will be immediately disabled and initialized. The data received up to that point will not be transferred to the UART/SIO serial input data register.

bit4	Details	
Writing ''0''	Disables the reception of serial data.	
Writing "1"	Enables the reception of serial data.	

Note: Setting this bit to "0" initializes the receive operation. It has no effect on the error flags (PER, OVE, FER, RDRF) in the SSRn register.

#### [bit3] TXE: Transmit operation enable bit

This bit enables or disables the transmission of serial data.

If this bit is set to "0" during a transmit operation, the transmit operation will be immediately disabled and initialized. The transmission completion flag bit (SSRn:TCPL) will then be set to "1", and the transmit data register empty flag bit (SSRn:TDRE) will also be set to "1".

bit3	Details	
Writing ''0''	Disables the transmission of serial data.	
Writing "1"	Enables the transmission of serial data.	

#### [bit2] RIE: Receive interrupt enable bit

This bit enables or disables the receive interrupt.

With this bit set to "1" (receive interrupt enabled), a receive interrupt is generated immediately after either the receive data register full flag bit (SSRn:RDRF) or any of the receive error flag bits (SSRn:PER, OVE, FER) is set to "1".

bit2	Details	
Writing ''0''	Disables the receive interrupt.	
Writing "1"	Enables the receive interrupt.	

[bit1] TCIE: Transmission completion interrupt enable bit

This bit enables or disables the transmission completion interrupt.

With this bit set to "1" (transmission completion interrupt enabled), a transmission completion interrupt is generated immediately after the transmission completion flag bit (SSRn:TCPL) is set to "1".

bit1	Details		
Writing ''0''	Disables the transmission completion interrupt.		
Writing "1"	Enables the transmission completion interrupt.		

[bit0] TEIE: Transmit data register empty interrupt enable bit

This bit enables or disables the transmit data register empty interrupt.

With this bit set to "1" (transmit data register empty interrupt enabled), a transmit data register empty interrupt is generated immediately after the transmit data register empty flag bit (SSRn:TDRE) is set to "1".

bit0	Details	
Writing "0"	Disables the transmit data register empty interrupt.	
Writing "1"	Enables the transmit data register empty interrupt.	

# 22.7.3 UART/SIO Serial Status and Data Register (SSRn)

The UART/SIO serial status and data register (SSRn) indicates the transmission/reception status and error status of the UART/SIO.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	_	PER	OVE	FER	RDRF	TCPL	TDRE
Attribute		_	R	R	R	R	R/W	R
Initial value	0	0	0	0	0	0	0	1

## Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit5] PER: Parity error flag bit

This bit detects the parity error in receive data.

This bit is set to "1" when a parity error occurs during a receive operation reception. Writing "0" to the RERC bit in the SMC2n register clears this bit.

When a parity error is detected at the same time as clearing this bit by writing "0" to the RERC bit, setting this bit to "1" is given priority.

bit5	Details	
Reading "0"	Indicates that no parity error has occurred.	
Reading "1"	Indicates that a parity error has occurred.	

#### [bit4] OVE: Overrun error flag bit

This bit detects the overrun error in receive data.

This bit is set to "1" when an overrun error occurs during a receive operation reception. Writing "0" to the RERC bit in the SMC2n register clears this bit.

When an overrun error is detected at the same time as clearing this bit by writing "0" to the RERC bit, setting this bit to "1" is given priority.

bit4	Details	
Reading "0"	ndicates that no overrun error has occurred.	
Reading "1"	Indicates that an overrun error has occurred.	

[bit3] FER: Framing error flag bit

This bit detects the framing error in receive data.

This bit is set to "1" when a framing error occurs during a receive operation reception. Writing "0" to the RERC bit in the SMC2n register clears this bit.

When a framing error is detected at the same time as clearing this bit by writing "0" to the RERC bit, setting this bit to "1" is given priority.

bit3	Details	
Reading "0"	ndicates that no framing error has occurred.	
Reading "1"	Indicates that a framing error has occurred.	

#### [bit2] RDRF: Receive data register full flag bit

This bit indicates the state of the UART/SIO serial input data register (RDRn). When receive data is loaded to the RDRn register, this bit is set to "1". When data in the RDRn register is read, this bit is cleared to "0".

bit2	Details		
Reading "0"	licates that there is no receive data in the RDRn register.		
Reading "1"	ndicates that there is receive data in the RDRn register.		

[bit1] TCPL: Transmission completion flag bit

This bit indicates the data transmission state.

When serial transmission is completed, this bit is set to "1". However, when the UART/SIO serial output data register (TDRn) contains data to be transmitted successively, this bit is not set to "1" even after one time of transmission is completed.

Writing "0" to this bit clears it.

When transmission completion setting this bit to "1" and writing "0" to this bit to clear it occur simultaneously, the former one is given priority.

Writing "1" to this bit has no effect on operation.

bit1	Details
Reading "0"	Indicates that data transmission has not been completed.
Reading "1"	Indicates that data transmission has been completed.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

[bit0] TDRE: Transmit data register empty flag bit

This bit indicates the state of the UART/SIO serial output data register (TDRn).

When transmit data is written to the TDRn register, this bit is set to "0".

When transmit data is loaded to the shift register for the transmission and data transmission starts, this bit is set to "1".

bit0	Details				
Reading "0"	rading "0" Indicates that there is transmit data in the TDRn register.				
Reading "1" Indicates that there is no transmit data in the TDRn register.					

# 22.7.4 UART/SIO Serial Input Data Register (RDRn)

The UART/SIO serial input data register (RDRn) is used for inputting (receiving) serial data.

## Register Configuration

•		•						
bit	7	6	5	4	3	2	1	0
Field	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Attribute	R	R	R	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0

## Register Functions

This register stores received data. The serial data signals sent to the serial data input pin (UIn) is converted by the shift register and stored in this register.

When received data is set correctly in this register, the receive data register full flag bit (SSRn:RDRF) is set to "1". At this time, an interrupt occurs if receive interrupt requests have been enabled. If an RDRF bit check by the program or using an interruption shows that received data is stored in this register, the reading of the content for this register clears the RDRF bit to "0".

When the character bit length (SMC1n:CBL[1:0]) is set to shorter than eight bits, the excess upper bits (beyond the set bit length) are set to "0".

# 22.7.5 UART/SIO Serial Output Data Register (TDRn)

The UART/SIO serial output data register (TDRn) used for outputting (transmitting) serial data.

## Register Configuration

bit	7	6	5	4	3	2	1	0
Field	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

## Register Functions

This register holds data to be transmitted. The register accepts a write when the transmit data register empty flag bit (TDRE) is "1". An attempt to write to the bit is ignored when the bit contains "0".

When transmit data is written to the UART/SIO serial output data register (TDRn), the TDRE bit is set to "0". Upon completion of transfer of transmit data to the transmission shift register, the TDRE bit is set to "1", enabling the next transmit data to be written to the TDRn register. At this time, an interrupt occurs if transmit data register empty interrupts have been enabled. Write the next piece of transmit data when transmit data empty occurs or the TDRE bit is set to "1".

When the character bit length (SMC1n:CBL[1:0]) is set to shorter than eight bits, the excess upper bits (beyond the set bit length) are ignored.

#### Note:

The data in this register cannot be updated when the TDRE bit in UART/SIO serial status and data register (SSRn) is "0".

When this register is updated at writing complete the transmission data and TDRE = 0 (regardless of the setting of the TXE bit in the SMC2n register), the transmission operation is initialized by writing "0" to TXE, the TDRE bit becomes "1", and updating this register is enabled.

Moreover, when "0" is written to the TXE bit without transmission having started (when the transmit data is written to the TDRn register, and the TXE bit has not been set to "1" yet), the TCPL bit is not set to "1". In the case of modifying the transmit data, make the TDRE bit become "1" once by writing "0" to the TXE bit before modifying the transmit data.

# CHAPTER 23 UART/SIO DEDICATED BAUD RATE GENERATOR

This chapter describes the functions and operations of the dedicated baud rate generator for the UART/SIO.

- 23.1 Overview
- 23.2 Channel
- 23.3 Operations
- 23.4 Registers

## 23.1 Overview

The UART/SIO dedicated baud rate generator generates the baud rate for the UART/SIO.

The generator consists of the UART/SIO dedicated baud rate generator prescaler select register (PSSRn) and UART/SIO dedicated baud rate generator baud rate setting register (BRSRn).

The number of pins and that of channels of the UART/SIO dedicated baud rate generator vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

#### ■ Block Diagram of UART/SIO Dedicated Baud Rate Generator

#### Figure 23.1-1 Block Diagram of UART/SIO Dedicated Baud Rate Generator UART/SIO Baud rate generator PSS[1:0] BRS[7:0] ¥ MCLK CLK (Machine clock) -0 MCLK/2 BRCLK -C 8-bit 1/4 downcounter Prescaler MCLK/ -0 MCLK/8 -0

#### Input Clock

The UART/SIO dedicated baud rate generator uses the output clock from the prescaler or the machine clock as its input clock.

#### Output Clock

The UART/SIO dedicated baud rate generator supplies its clock to the UART/SIO.

## 23.2 Channel

This section describes the channel of the UART/SIO dedicated baud rate generator.

#### ■ Channel of UART/SIO Dedicated Baud Rate Generator

Table 23.2-1 shows the registers of the UART/SIO dedicated baud rate generator.

#### Table 23.2-1 Registers of Dedicated Baud Rate Generator

Register abbreviation	Corresponding register (Name in this manual)
PSSRn	UART/SIO dedicated baud rate generator prescaler select register
BRSRn	UART/SIO dedicated baud rate generator baud rate setting register

## 23.3 Operations


## The UART/SIO dedicated baud rate generator serves as the baud rate generator in clock asynchronous mode (UART).

#### Baud Rate Setting

The CKS bit in the SMC1n register of the UART/SIO is used to select the serial clock. This selects the UART/SIO dedicated baud rate generator.

In asynchronous clock mode, the shift clock that is selected by the CKS bit and divided by four is used and transfers can be performed within the range from -3% to +3%. The baud rate calculation formula for the UART/SIO dedicated baud rate generator is shown below.

#### Figure 23.3-1 Baud Rate Calculation Formula when UART/SIO Dedicated Baud Rate Generator Is Used



#### Table 23.3-1 Sample Asynchronous Transfer Rates by Baud Rate Generator (Machine Clock = 10MHz, 16MHz, 16.25MHz)

UART/SIO Dedicated baud rate generator setting		UART internal	Total division ratio	Baud rate (10 MHz /	Baud rate (16 MHz /	Baud rate (16.25 MHz /
Prescaler select PSS[1:0]	Baud rate counter setting BRS [7:0]	division	$(PSS \times BRS \times 4)$	Total division ratio)	Total division ratio)	Total division ratio)
1 (Setting value: 0, 0)	20	4	80	125000	200000	203125
1 (Setting value: 0, 0)	22	4	88	113636	181818	184659
1 (Setting value: 0, 0)	44	4	176	56818	90909	92330
1 (Setting value: 0, 0)	87	4	348	28736	45977	46695
1 (Setting value: 0, 0)	130	4	520	19231	30769	31250
2 (Setting value: 0, 1)	130	4	1040	9615	15385	15625
4 (Setting value: 1, 0)	130	4	2080	4808	7692	7813
8 (Setting value: 1, 1)	130	4	4160	2404	3846	3906

The baud rate can be set in UART mode within the following range.

Table 23.3-2	2 Baud Rate Setting Range in Clock Asynchronous Mode (UAF	₹T)
--------------	---	-----

PSS[1:0]	BRS[7:0]
0b00 to 0b11	0x02 (2) to 0xFF (255)

## 23.4 Registers

This section describes the registers of the UART/SIO dedicated baud rate generator.

#### Table 23.4-1 List of UART/SIO Baud Rate Generator Registers

Register abbreviation	Register name	Reference
PSSRn	UART/SIO dedicated baud rate generator prescaler select register	23.4.1
BRSRn	UART/SIO dedicated baud rate generator baud rate setting register	23.4.2

## 23.4.1 UART/SIO Dedicated Baud Rate Generator Prescaler Select Register (PSSRn)

The UART/SIO dedicated baud rate generator prescaler select register (PSSRn) controls the output of the baud rate clock and the prescaler.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field						BRGE	PSS1	PSS0
Attribute						R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7:3] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit2] BRGE: Baud rate clock output enable bit

This bit enables or disables outputting the baud rate clock "BRCLK".

When "1" is written to this bit, the value of the BRS[7:0] bits in the BRSRn register is loaded to the 8-bit downcounter and BRCLK to be supplied to the UART/SIO is output.

Writing "0" to this bit stops the output of BRCLK.

bit2	Details
Writing ''0''	Disables outputting the baud rate clock.
Writing "1"	Enables outputting the baud rate clock.

[bit1:0] PSS[1:0]: Prescaler select bits

These bits select a prescaler.

bit1:0	Details
Writing ''00''	1
Writing "01"	1/2
Writing "10"	1/4
Writing "11"	1/8

## 23.4.2 UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSRn)

The UART/SIO dedicated baud rate generator baud rate setting register (BRSRn) controls the baud rate settings.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BRS7	BRS6	BRS5	BRS4	BRS3	BRS2	BRS1	BRS0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

This register sets the cycle of the 8-bit downcounter and can be used to set any baud rate clock (BRCLK). Stop the UART/SIO operation before writing a value to this register.

In clock asynchronous mode (UART), do not set BRS[7:0] to "0x00" or "0x01".

# CHAPTER 24 I<sup>2</sup>C BUS INTERFACE

This chapter describes functions and operations of the  $I^2C$  bus interface.

- 24.1 Overview
- 24.2 Configuration
- 24.3 Channel
- 24.4 Pins
- 24.5 Interrupts
- 24.6 Operations and Setting Procedure Example
- 24.7 Registers
- 24.8 Notes on Using I<sup>2</sup>C Bus Interface

## 24.1 Overview

The  $I^2C$  bus interface supports the  $I^2C$  bus specification published by Philips. The interface provides the functions of transmission and reception in master and slave modes, detection of arbitration lost, detection of slave address and general call address, generation and detection of start and stop conditions, bus error detection, and MCU standby wakeup.

#### ■ I<sup>2</sup>C Bus Interface Functions

The  $I^2C$  bus interface is a two-wire, bi-directional bus consisting of a serial data line (SDAn) and serial clock line (SCLn). The devices connected to the bus via these two wires can exchange data, and each device can operate as a sender or receiver in accordance with their respective functions based on the unique address assigned to each device. Furthermore, the interface establishes a master/slave relationship between devices.

The I<sup>2</sup>C bus interface can connect multiple devices provided the bus capacitance does not exceed an upper limit of 400 pF. The I<sup>2</sup>C bus interface is a true multi-master bus with collision detection and a communication control protocol that prevent loss of data even if more than one master attempts to start a data transfer at the same time.

The communication control protocol ensures that only one master is able to take control of the bus at a time, even if multiple masters attempt to take control of the bus simultaneously, without messages being lost or data being altered. Multi-master means that more than one master can attempt to take control of the bus at the same time without causing messages to be lost.

The I<sup>2</sup>C bus interface includes a function to wake up the MCU from standby mode.




Figure 24.1-1 Example of I<sup>2</sup>C Bus Interface Configuration

## 24.2 Configuration

The I<sup>2</sup>C bus interface consists of the following blocks:

- Clock selector
- Clock divider
- Shift clock generator
- Start/stop condition generation circuit
- Start/stop condition detection circuit
- Arbitration lost detection circuit
- Slave address comparison circuit
- IBSRn register
- IBCR0n register
- IBCR1n register
- ICCRn register
- IAARn register
- IDDRn register

The number of pins and that of channels of the  $I^2C$  bus interface vary among products. For details, refer to the device data sheet.

In this chapter, "n" in a pin name and a register abbreviation represents the channel number. For details of pin names, register names and register abbreviations of a product, refer to the device data sheet.

### ■ Block Diagram of I<sup>2</sup>C Bus Interface




Figure 24.2-1 Block Diagram of I<sup>2</sup>C Bus Interface

• Clock selector, clock divider, and shift clock generator

This circuit uses the machine clock to generate the shift clock for the I<sup>2</sup>C bus.

• Start/stop condition generation circuit

When a start condition is transmitted with the bus idle (SCLn and SDAn at the "H" level), a master starts communications. When SCLn = "H", a start condition is generated by changing the SDAn line from "H" to "L". The master can terminate its communication by generating a stop condition. When SCLn = "H", a stop condition is generated by changing the SDAn line from "L" to "H".

• Start/stop condition detection circuit

This circuit detects a start/stop condition for data transfer.

• Arbitration lost detection circuit

This interface circuit supports multi-master systems. If two or more masters attempt to transmit at the same time, the arbitration lost condition (if logic level "1" is sent when the SDAn line goes to the "L" level) occurs. When the arbitration lost is detected, IBCR0n:ALF is set to "1" and the master changes to a slave automatically.

Slave address comparison circuit

The slave address comparison circuit receives the slave address after the start condition to compare it with its own slave address. The address is seven-bit data followed by a data direction (R/W) bit in the eighth bit position. If the received address matches the own slave address, the comparison circuit transmits an acknowledgment.

#### IBSRn register

The IBSRn register shows the status of the I<sup>2</sup>C bus interface.

IBCR0n register and IBCR1n register

The IBCR0n register and the IBCR1n register are used to select the operating mode and to enable or disable interrupts, acknowledgment, general call acknowledgment, and the function to wake up the MCU from standby mode.

ICCRn register

The ICCRn register is used to enable  $I^2C$  bus interface operations and select the shift clock frequency.

IAARn register

The IAARn register is used to set the slave address.

• IDDRn register

The IDDRn register holds the transmit or receive shift data or address. When transmitted, the data or address written to this register is transferred from the MSB first to the bus.

#### Input Clock

The  $I^2C$  bus interface uses the machine clock as the input clock (shift clock).

MN702-00009-TV0-E FUJITSU SEMICONDUCTOR LIMITED	MN702-00009-1v0-E	FUJITSU SEMICONDUCTOR LIMITED
---	-------------------	-------------------------------

## 24.3 Channel

## This section describes the channel of the $I^2C$ bus interface.

## ■ Channel of I<sup>2</sup>C Bus Interface

Table 24.3-1 and Table 24.3-2 show the pins and registers on a channel of the  $I^2C$  bus interface respectively.

#### Table 24.3-1 Pins of I<sup>2</sup>C Bus Interface

Pin name	Pin function
SDAn	I <sup>2</sup> C bus interface I/O
SCLn	1 C bus interface 1/O

#### Table 24.3-2 Registers of I<sup>2</sup>C Bus Interface

Register abbreviation	Corresponding register (Name in this manual)
IBCR0n	I <sup>2</sup> C bus control register 0
IBCR1n	I <sup>2</sup> C bus control register 1
IBSRn	I <sup>2</sup> C bus status register
IDDRn	I <sup>2</sup> C data register
IAARn	I <sup>2</sup> C address register
ICCRn	I <sup>2</sup> C clock control register

## 24.4 Pins

# This section describes the pins of the $I^2C$ bus interface and gives their block diagram.

## ■ Pins of I<sup>2</sup>C Bus Interface

The pins of the I<sup>2</sup>C bus interface are SDAn and SCLn.

• SDAn pin

The SDAn pin is the data I/O pin of the I<sup>2</sup>C bus interface.

When the I<sup>2</sup>C bus interface is enabled (ICCRn:EN = 1), the SDAn pin is automatically set as a data I/O pin to function as the SDAn pin.

#### • SCLn pin

The SCLn pin is the serial clock I/O pin of the I<sup>2</sup>C bus interface.

When the  $I^2C$  bus interface is enabled (ICCRn:EN = 1), the SCLn pin is automatically set as a shift clock I/O pin to function as the SCLn pin.

## 24.5 Interrupts

The  $I^2C$  bus interface has a transfer interrupt and a stop interrupt which are triggered by the following events.

Transfer interrupt

A transfer interrupt occurs either upon completion of data transfer or when a bus error occurs.

• Stop interrupt

A stop interrupt occurs upon detection of a stop condition or arbitration lost or upon access to the  $I^2C$  bus interface in stop/watch mode.

#### ■ Transfer Interrupt

Table 24.5-1 shows the transfer interrupt control bits and I<sup>2</sup>C bus interface interrupt sources.

## Table 24.5-1 Transfer Interrupt Control Bits and I<sup>2</sup>C Bus Interface Interrupt Sources

Item	End of transfer	Bus error	
Interrupt request flag bit	IBCR1n:INT =1	IBCR1n:BER =1	
Interrupt request enable bit	IBCR1n:INTE =1	IBCR1n:BEIE =1	
Interrupt source	Data transfer complete	Bus error occurred	

• Interrupt upon completion of transfer

An interrupt request is output to the CPU upon completion of data transfer if the transfer completion interrupt request enable bit has been set to enable (IBCR1n:INTE = 1). In the interrupt service routine, write "0" to the transfer completion interrupt request flag bit (IBCR1n:INT) to clear the interrupt request. When data transfer is completed, the IBCR1n:INT bit is set to "1" regardless of the value of the IBCR1n:INTE bit.

• Interrupt in response to a bus error

When the following conditions are met, a bus error is deemed to have occurred, and the  $I^2C$  bus interface will be stopped.

- When a stop condition is detected in master mode.
- When a start or stop condition is detected during transmission or reception of the first byte.
- When a start or stop condition is detected during transmission or reception of data (excluding the start, first data, and stop bits).

In these cases, an interrupt request is output to the CPU if the bus error interrupt request enable bit has been set to enable (IBCR1n:BEIE = 1). In the interrupt service routine, write "0" to the bus error interrupt request flag bit (IBCR1n:BER) to clear the interrupt request. When a bus error occurs, the IBCR1n:BER bit is set to "1" regardless of the value of the IBCR1n:BEIE bit.

#### ■ Stop Interrupt

Table 24.5-2 shows the stop interrupt control bits and I<sup>2</sup>C interrupt sources (trigger events).

Table 24.5-2	Stop Interrupt	<b>Control Bits and</b>	I <sup>2</sup> C Interrupt Sources
--------------	----------------	-------------------------	------------------------------------

ltem	Detection of stop condition	Detection of arbitration lost	MCU wakeup from stop/watch mode
Interrupt request flag bit	IBCR0n:SPF =1	IBCR0n:ALF =1	IBCR0n:WUF =1
Interrupt request enable bit	IBCR0n:SPE =1	IBCR0n:ALE =1	IBCR0n:WUE =1
Interrupt source	Stop condition detected	Arbitration lost detected	Start condition detected

• Interrupt upon detection of a stop condition

A stop condition is considered to be valid if all of the following conditions are satisfied when the stop condition is detected.

- The bus is busy (state which the start condition is detected).
- IBCR1n:MSS = 0
- After transfer of one byte of data completes, including the acknowledgment.

In this case, an interrupt request is output to the CPU if the stop condition detection interrupt request enable bit has been set to enable (IBCR0n:SPE =1). In the interrupt service routine, write "0" to the IBCR0n:SPF bit to clear the interrupt request.

The IBCR0n:SPF bit is set to "1" when a valid stop condition occurs regardless of the value of the IBCR0n:SPE bit.

• Interrupt upon detection of arbitration lost

When arbitration lost is detected, an interrupt request is output to the CPU if the arbitration lost detection interrupt request enable bit has been set to enable (IBCR0n:ALE = 1). Either write "0" to the arbitration lost interrupt request flag bit (IBCR0n:ALF) while the bus is idle or write "0" to the IBCR1n:INT bit from the interrupt service routine while the bus is busy to clear the interrupt request.

When arbitration lost occurs, the IBCR0n:ALF bit is set to "1" regardless of the value for the IBCR0n:ALE bit.

• Interrupt for MCU wakeup from stop mode or watch mode

When a start condition is detected, an interrupt request is output to the CPU if the function to wake up the MCU from stop or watch mode has been enabled (IBCR0n:WUE = 1).

In the interrupt service routine, write "0" to the MCU standby mode wakeup interrupt request flag bit (IBCR0n:WUF) to clear the interrupt request.

## 24.6 **Operations and Setting Procedure Example**

This section describes the operations of the I<sup>2</sup>C bus interface.

#### ■ Operations of I<sup>2</sup>C Bus Interface

• I<sup>2</sup>C bus interface

The  $I^2C$  bus interface is an 8-bit serial interface synchronized with a shift clock. It conforms to the  $I^2C$  bus specification defined by Philips.

• MCU standby mode wakeup function

The wakeup function wakes up the MCU upon detection of a start condition, from low power consumption mode such as stop or watch mode.

#### Setting Procedure Example

Below is an example of procedure for setting the I<sup>2</sup>C bus interface.

- Initial settings
  - 1. Set the port for input. (DDR)
  - 2. Set the interrupt level. (ILR\*)
  - 3. Set the slave address. (IAARn)
  - 4. Select the clock and enable  $I^2C$  operation. (ICCRn)
  - 5. Enable bus error interrupt requests. (IBCR1n:BEIE = 1)
  - \*: For details of the interrupt level setting register (ILR), refer to "CHAPTER 5 INTERRUPTS" in this hardware manual and "■ INTERRUPT SOURCE TABLE" in the device data sheet.

#### Interrupt processing

- 1. Execute any process.
- 2. Clear the bus error interrupt request flag. (IBCR1n:BER = 0)

## 24.6.1 I<sup>2</sup>C Bus Interface

## The $I^2C$ bus interface is an eight-bit serial interface synchronized with the shift clock. It conforms to the $I^2C$ bus specification defined by Philips.

#### ■ I<sup>2</sup>C System


The  $I^2C$  bus system uses the serial data line (SDAn) and serial clock line (SCLn) for data transfers. All the devices connected to the bus require open drain or open collector outputs which must be connected with a pull-up resistor.

Each of the devices connected to the bus has a unique address which can be set up using software. The devices always operate in a simple master/slave relationship, where the master functions as the master transmitter or master receiver. The  $I^2C$  bus interface is a true multi-master bus with a collision detection function and arbitration function to prevent data from being lost if more than one master attempts to start data transfer at the same time.

### ■ I<sup>2</sup>C Protocol

Figure 24.6-1 shows the format required for data transfer.





The slave address is transmitted after a start condition (S) is generated. This address is seven bits long followed by the data direction bit  $(R/\overline{W})$  in the eighth bit position. Data is transmitted after the address. The data is eight bits followed by an acknowledgment.

Data can be transmitted continuously to the same slave address in consecutive units of eight bits plus acknowledgment.

Data transfer is always ended in the master stop condition (P). However, the repeated start condition (S) can be used to transmit the address which indicates a different slave without generating a stop condition.

#### Start Conditions

While the bus is idle (SCLn and SDAn are both at the logical "H" level), the master generates a start condition to start transmission. As shown in Figure 24.6-1, a start condition is triggered when the SDAn line is changed from "H" to "L" while SCLn = "H". This starts a new data transfer and commences master/slave operation.

A start condition can be generated in either of the following two ways.

- By writing "1" to the IBCR1n:MSS bit while the I<sup>2</sup>C bus is not in use (IBCR1n:MSS = 0, IBSRn:BB = 0, IBCR1n:INT = 0, and IBCR0n:ALF = 0). (Next, IBSRn:BB is set to "1" to indicate that the bus is busy.)
- By writing "1" to the IBCR1n:SCC bit during an interrupt while in master mode (IBCR1n:MSS = 1, IBSRn:BB = 1, IBCR1n:INT = 1, and IBCR0n:ALF = 0). (This generates a repeated start condition.)

Writing "1" to the IBCR1n:MSS or IBCR1n:SCC bit is ignored in other than the above cases. If another system is using the bus when "1" is written to the IBCR1n:MSS bit, the IBCR0n:ALF bit is set to "1".

#### ■ Addressing

• Slave addressing in master mode

In master mode, IBSRn:BB and IBSRn:TRX are set to "1" after the start condition is generated, and the slave address in the IDDRn register is output to the bus starting with the MSB. The address data consists of eight bits: the 7-bit slave address and the data transfer direction  $R/\overline{W}$  bit (bit0 of IDDRn).

The acknowledgment from the slave is received after the address data is sent. SDAn goes to "L" in the ninth clock cycle and the acknowledge bit from the receiving device is received (See Figure 24.6-1). In this case, the  $R/\overline{W}$  bit (IDDRn:bit0) is inverted logically and stored in the IBSRn:TRX bit as "1" if the SDAn level is "L".

Addressing in slave mode

In slave mode, after the start condition is detected, IBSRn:BB is set to "1" and IBSRn:TRX is set to "0", and the data received from the master is stored in the IDDRn register. After the address data is received, the IDDRn and IAARn registers are compared. If the addresses match, IBSRn:AAS is set to "1" and an acknowledgment is sent to the master. Next, bit0 in the receive data (bit0 in the IDDRn register) is saved in the IBSRn:TRX bit.

#### ■ Data Transfer

If the MCU is addressed as a slave, data can be sent or received byte by byte with the direction determined by the  $R/\overline{W}$  bit sent by the master.

Each byte to be output on the SDAn line is fixed at eight bits. As shown in Figure 24.6-1, the receiver sends an acknowledgment to the sender by forcing the SDAn line to the stable "L" level while the acknowledge clock pulse is "H". Data is transferred at one clock pulse per bit with MSB at the head. Sending and receiving an acknowledgment is required after each byte is transferred. Accordingly, nine clock pulses are required to transfer one complete data byte.

#### ■ Acknowledgment

An acknowledgment is sent by the receiver in the ninth clock cycle for data byte transfer by the sender based on the following conditions.

An address acknowledgment is generated in the following cases.

- The received address matches the address set in IAARn, and the address acknowledgment is output automatically (IBCR0n:AACKX = 0).
- A general call address (0x00) is received and the general call address acknowledgment output is enabled (IBCR1n:GACKE = 1).


A data acknowledge bit used when data is received can be enabled or disabled by the IBCR1n:DACKE bit. In master mode, a data acknowledgment is generated if IBCR1n:DACKE = 1. In slave mode, a data acknowledgment is generated if an address acknowledgment has already been generated and IBCR1n:DACKE = 1. The received acknowledgment is saved in IBSRn:LRB in the ninth SCLn cycle.

- If the data ACK depends on the content of received data (such as packet error checking used by the SM bus), control the data ACK by setting the data ACK enable bit (IBCR1n:DACKE) after writing "1" to the IBCR0n:INTS bit (for example, by a previous transfer completion interrupt) so that the latest received data can be read.
- The latest data ACK (IBSRn:LRB) can be read after the ACK has been received (IBSRn:LRB must be read during the transfer completion interrupt triggered by the ninth SCLn cycle). Accordingly, if ACK is read when the IBCR0n:INTS bit is "1", you must write "0" to this bit in the transfer completion interrupt triggered by the eighth SCLn cycle so that another transfer completion interrupt will be triggered by the ninth SCLn cycle.

#### General Call Address

A general call address consists of the start address byte (0x00) and the second address byte that follows. To use a general call address, you must set IBCR1n:GACKE=1 before the acknowledge of the first byte general call address. In addition, the acknowledgment for the second address byte can be controlled as shown below.





If this module sends a general call address at the same time as another device, you can determine whether the module successfully seized control of the bus by checking whether arbitration lost was detected when the second address byte was transferred. If arbitration lost was detected, the module goes to slave mode and continues to receive data from the master.

#### Stop Condition

The master can release the bus and end communications by generating a stop condition. Changing the SDAn line from "L" to "H" while SCLn is "H" generates a stop condition. This signals to the other devices on the bus that the master has finished communications (referred to below as "bus free"). However, the master can continue to generate start conditions without generating a stop condition. This is called a repeated start condition.

Writing "0" to the IBCR1n:MSS bit during an interrupt while in master mode (IBCR1n:MSS = 1, IBSRn:BB = 1, IBCR1n:INT = 1, and IBCR0n:ALF = 0) generates a stop condition and changes to slave mode. In other cases, writing "0" to the IBCR1n:MSS bit is ignored.

#### Arbitration

The interface circuit is a true multi-master bus able to connect multiple master devices. Arbitration occurs when another master within the system simultaneously transfers data during a master transfer.

Arbitration occurs on the SDAn line while the SCLn line is at the "H" level. When the send data is "1" and the data on the SDAn line is "L" at the master, this is treated as arbitration lost. In this case, data output is halted and IBCR0n:ALF is set to "1". If this occurs, an interrupt is generated if arbitration lost interrupts have been enabled (IBCR0n:ALE = 1). If IBCR0n:ALF is set to "1", the module sets IBCR1n:MSS = 0 and IBSRn:TRX = 0, clears TRX, and goes to slave receive mode.

If IBCR0n:ALF is set to "1" when IBSRn:BB = 0, IBCR0n:ALF is cleared only by writing "0". If IBCR0n:ALF is set to "1" when IBSRn:BB = 1, IBCR0n:ALF is cleared only by clearing IBCR1n:INT to "0".

#### • Conditions for generating an arbitration lost interrupt when IBSRn:BB = 0

When a start condition is generated by the program (by setting the IBCR1n:MSS bit to "1") at the timing shown in Figure 24.6-3 or Figure 24.6-4, interrupt generation (IBCR1n:INT = 1) is prohibited by arbitration lost detection (IBCR0n:ALF = 1).

• Conditions (1) in which no interrupt is generated due to arbitration lost

If the program triggers a start condition (by setting the IBCR1n:MSS bit to "1") when no start condition has been detected (IBSRn:BB = 0) and the SDAn and SCLn line pins are at the "L" level.

	SCLn pin or SDAn pin at "L" level	
SCLn pin		"L"
SDAn pin		"L"
I <sup>2</sup> C operation	n enabled (ICCRn:EN = 1)	1
Master mode	e set (IBCR1n:MSS = 1)	
Arbitration lo (IBCR0n:ALF	F = 1)	
Bus busy (IE	3SRn:BB)	0
Interrupt (IB0	CR <u>1n:INT)</u>	0

• Conditions (2) in which no interrupt is generated due to arbitration lost

If the program enables  $I^2C$  bus interface operation (by setting the ICCRn:EN bit to "1") and triggers a start condition (by setting the IBCR1n:MSS bit to "1") when the  $I^2C$  bus is in use by another master.

This is because, as shown in Figure 24.6-4, this I<sup>2</sup>C bus interface cannot detect the start condition (IBSRn:BB = 0) if another master starts communications on the I<sup>2</sup>C bus when the operation of this I<sup>2</sup>C bus interface has been disabled (ICCRn:EN = 0).



	Start condition	IBCR1n:INT bit interrupt does not occur in 9th clo		Stop condition
SCLn pin				
SDAn pin	Slave a	address ACK	Data	(аск)
ICCRn:EN				
IBCR1n:MSS	ſ	1		
IBCR0n:ALF				
IBSRn:BB				0
IBCR1n:INT				0

If this situation can occur, use the following procedure to set up the module from the software.

1. Trigger a start condition from the program (by setting the IBCR1n:MSS bit to "1").


2. Check the IBCR0n:ALF and IBSRn:BB bits in the arbitration lost interrupt.

If IBCR0n:ALF = 1 and IBSRn:BB = 0, clear the IBCR0n:ALF bit to "0".

If IBCR0n:ALF = 1 and IBSRn:BB = 1, clear the IBCR0n:ALE bit to "0" and perform control as normal. (Normal control means writing "0" to the IBCR1n:INT bit in the INT interrupt to clear IBCR0n:ALF to "0".)

In other cases, perform control as normal (Normal control means writing "0" to the IBCR1n:INT bit in the INT interrupt to clear IBCR0n:ALF.)

The following sample flow chart illustrates the procedure:



#### Figure 24.6-5 Sample Flow Chart 1

• Example of generating an interrupt (IBCR1n:INT = 1) with "IBCR0n:ALF = 1" detected

If a START condition is generated by the program (by setting the IBCR1n:MSS bit to "1") with the bus busy (IBSRn:BB = 1) and arbitration lost detected, a IBCR1n:INT bit interrupt occurs upon detection of "IBCR0n:ALF = 1".



	START condition Interrupt in 9th clock cycle
SCLn pin	
SDAn pin	Slave address ACK Data
ICCRn:EN	
IBCR1n:MSS	ſ
IBCR0n:ALF	Clear IBCR0n:ALF by software.
IBSRn:BB	
IBCR1n:INT	Clear IBCR1n:INT by software and release SCLn line.

## 24.6.2 Function to Wake up the MCU from Standby Mode

The wakeup function enables the  $I^2C$  macro to be accessed while the MCU is in stop or watch mode.

#### ■ Function to Wake Up the MCU from Standby Mode

The  $I^2C$  macro includes a function to wake up the MCU from standby mode. The function is enabled by writing "1" to the IBCR0n:WUE bit.

With the MCU in stop mode or watch mode and the IBCR0n:WUE bit set to "1", if a start condition is detected on the  $I^2C$  bus, the wakeup interrupt request flag bit (IBCR0n:WUF) is set to "1" and the wakeup interrupt request is generated to wake up the MCU from stop/watch mode.

- Set IBCR0n:WUE to "1" immediately before setting the MCU to stop or watch mode. Similarly, clear IBCR0n:WUE (by writing "0") after the MCU wakes up from stop or watch mode so that I<sup>2</sup>C operation can restart as soon as possible.
- The wakeup function only applies to the MCU stop and watch modes.




Figure 24.6-7 Comparison of Normal I<sup>2</sup>C Operation and Wakeup Operation

The following sample flow chart illustrates the wakeup function.




Figure 24.6-8 Sample Flow Chart 2

## 24.7 Registers

## This section describes the registers of the $I^2C$ bus interface.

#### Table 24.7-1 List of I<sup>2</sup>C Bus Interface Registers

Register abbreviation	Register name	Reference
IBCR0n	I <sup>2</sup> C bus control register 0	24.7.1
IBCR1n	I <sup>2</sup> C bus control register 1	24.7.2
IBSRn	I <sup>2</sup> C bus status register	24.7.3
IDDRn	I <sup>2</sup> C data register	24.7.4
IAARn	I <sup>2</sup> C address register	24.7.5
ICCRn	I <sup>2</sup> C clock control register	24.7.6

## 24.7.1 I<sup>2</sup>C Bus Control Register 0 (IBCR0n)

The  $I^2C$  bus control register 0 (IBCR0n) controls the address acknowledge in the transmission of the first byte, selects the timing of the transfer completion interrupt, and enables or disables the arbitration lost interrupt, the STOP condition detection interrupt and MCU standby wakeup function.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	AACKX	INTS	ALF	ALE	SPF	SPE	WUF	WUE
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] AACKX: Address acknowledge disable bit

This bit controls the address acknowledge in the transmission of the first byte.

Writing "0" to this bit causes the address acknowledge to be output automatically (The address acknowledge is returned automatically if the slave address matches).

Writing "1" to this bit prevents the address acknowledge from being output.

Modify the setting of this bit in either of the following ways:

- Write "1" to this bit in master mode.
- Clear this bit to "0" after checking that the bus busy bit (IBSRn:BB) is "0".

Notes:

- If AACKX =1 and IBSRn:FBT =0 when a transfer completion interrupt is generated (IBCR1n:INT = 1), no address acknowledge is output even though the I<sup>2</sup>C address matches the slave address. Clear the IBCR1n:INT bit to "0" as an interrupt is generated upon completion of transfer of each byte of address/data in the same way as during addressing.
- If AACKX =1 and IBSRn:FBT =1 when a transfer completion interrupt is generated (IBCR1n:INT = 1), "1" might be written to AACKX after addressing as in slave mode. Either continue normal communication after setting AACKX to "0" again or restart communication after disabling I<sup>2</sup>C operation (ICCRn:EN = 0).

bit7	Details
Writing ''0''	Enable address acknowledge.
Writing "1"	Disables address acknowledge.

[bit6] INTS: Timing select bit for transfer completion flag bit at data reception

This bit selects the timing of the transfer completion interrupt (IBCR1n:INT) when data is received. Modify this bit only when IBSRn:TRX = 0 and IBSRn:FBT = 0.

Writing "0" to this bit sets the transfer completion interrupt request flag bit (IBCR1n:INT) to "1" in the ninth SCLn cycle.

Writing "1" to this bit sets the transfer completion interrupt request flag bit (IBCR1n:INT) to "1" in the eighth SCLn cycle.

Notes:

- The transfer completion interrupt request flag bit (IBCR1n:INT) is set to "1" always in the ninth SCLn cycle except during data reception (IBSRn:TRX = 1 or IBSRn:FBT = 1).
- If the data acknowledge depends on the content of the received data (such as packet error checking used by the SM bus), control the data acknowledge by setting the data acknowledge enable bit (IBCR1n:DACKE) after writing "1" to this bit (for example, using a previous transfer completion interrupt) to read latest received data.

#### CHAPTER 24 I<sup>2</sup>C BUS INTERFACE 24.7 Registers

## MB95630H Series

• The latest data acknowledge (IBSRn:LRB) can be read after the acknowledge has been received (IBSRn:LRB must be read during the transfer completion interrupt in the ninth SCLn cycle.) If acknowledge is read when this bit is "1", therefore, you must write "0" to this bit in the transfer completion interrupt in the eighth SCLn cycle so that another transfer completion interrupt will occur in the ninth SCLn cycle.

bit6	Details
Writing "0"	Sets the INT bit to "1" in the ninth SCLn cycle.
Writing "1"	Sets the INT bit to "1" in the eighth SCLn cycle.

#### [bit5] ALF: Arbitration lost interrupt request flag bit

This bit detects the arbitration lost.

An arbitration lost interrupt request is generated if this bit and the IBCR0n:ALE bit are both "1".

If one of the following conditions is satisfied, this bit is set to "1".

- An arbitration lost is detected when this device is transmitting data/address as a master.
- "1" is written to the IBCR1n:MSS bit with the I<sup>2</sup>C bus being used by another system. However, when "1" is written to the MSS bit after this device returns AACK or GACK as a slave, the ALF bit is not set to "1".
- If one of the following conditions is satisfied, this bit is set to "0".
- With IBSRn:BB = 0, "0" is written to the ALF bit.
- "0" is written to the IBCR1n:INT bit to clear the transmission completion flag bit.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit5	Details
Reading "0"	Indicates that no arbitration lost has been detected.
Reading "1"	Indicates that an arbitration lost has been detected.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit4] ALE: Arbitration lost interrupt enable bit

This bit enables or disables the arbitration lost interrupt.

When this bit and the ALF bit are both set to "1", an arbitration lost interrupt request is generated.

bit4	Details	
Writing ''0''	Disables the arbitration lost interrupt.	
Writing "1"	Enables the arbitration lost interrupt.	

[bit3] SPF: STOP detection interrupt request flag bit

This bit detects the STOP condition.

When this bit and the IBCR0n:SPE bit are both set to "1", a STOP detection interrupt request is generated. With the bus busy, when a valid STOP condition is correctly detected, this bit is set to "1". When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit3	Details
Reading "0"	Indicates that no STOP condition has been detected.
Reading "1"	Indicates that a STOP condition has been detected.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit2] SPE: STOP detection interrupt enable bit

This bit enables or disables the STOP detection interrupt.

When this bit and the SPF bit are both set to "1", a STOP detection interrupt request is generated.

bit2	Details	
Writing ''0''	Disables the STOP detection interrupt.	
Writing "1"	Enables the STOP detection interrupt.	

[bit1] WUF: MCU standby mode wakeup interrupt request flag bit

This bit detects an MCU standby mode wakeup in stop mode or watch mode.

When this bit and the IBCR0n:WUE bit are both set to "1", a wakeup interrupt request is generated.

With the wakeup function enabled (WUE = 1), when a START condition is detected, the WUF bit is set to "1".

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit1	Details		
Reading ''0''	icates that no START condition has been detected.		
Reading "1"	Indicates that a START condition has been detected.		
Writing "0"	Clears this bit.		
Writing "1"	Has no effect on operation.		

[bit0] WUE: MCU standby mode wakeup function enable bit

This bit enables or disables the MCU standby mode wakeup function in stop mode or watch mode.

In stop mode or watch mode, when this bit is set to "1" and a START condition is generated, a wakeup interrupt request is generated to start the  $I^2C$  operation.

bit0	Details
Writing ''0''	Disables the MCU standby mode wakeup function in stop mode or watch mode.
Writing "1"	Enables the MCU standby mode wakeup function in stop mode or watch mode.

Notes:

- Write "1" to this bit right before the MCU enters stop mode or watch mode. To ensure that the I<sup>2</sup>C operation can restart immediately after the MCU wakes up from stop mode or watch mode, clear (write "0" to) this bit as soon as possible.
- When a wakeup interrupt request is generated, the MCU wakes up after the oscillation stabilization wait time elapses. In order to prevent data loss from occurring immediately after the MCU wakes up, after 100  $\mu$ s (assuming that the minimum oscillation stabilization wait time is 100  $\mu$ s) elapses since a wakeup caused by the start of I<sup>2</sup>C transmission (upon detection of the falling edge of SDAn), the SCLn must rise in the first cycle and the first bit must be received as data.
- In standby mode of the MCU, the status flags, state machine, and I<sup>2</sup>C bus output for the I<sup>2</sup>C function keep their states existing before the MCU entered standby mode. To prevent a hang-up of the entire I<sup>2</sup>C bus system, ensure that IBSRn:BB is set to "0" before making the MCU enter standby mode.
- The wakeup function does not support the transition of the MCU to stop mode or watch mode with the BB bit set to "1". When the MCU enters stop mode or watch mode with the BB bit set to "1", a bus error occurs upon detection of a START condition.
- The wakeup function is effective only when the MCU is in stop mode or watch mode.

Note:

The values of the AACKX, INTS, and WUE bits in the IBCR0n register become "0" and non-writable either when the  $I^2C$  operation is disabled (ICCRn:EN = 0) or when a bus error occurs (IBCR1n:BER = 1).

## 24.7.2 I<sup>2</sup>C Bus Control Register 1 (IBCR1n)

The I<sup>2</sup>C bus control register 1 (IBCR1n) controls the following functions: bus error interrupt, START condition generation, master/slave mode selection, data acknowledge, general call acknowledge and transfer completion interrupt.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BER	BEIE	SCC	MSS	DACKE	GACKE	INTE	INT
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] BER: Bus error interrupt request flag bit

This bit detects the bus error.

When this bit and the BEIE bit are both set to "1", a bus error interrupt is generated.

This bit is set to "1" when an invalid START condition or an invalid STOP condition is detected.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

When this bit is set to "1", the ICCRn:EN bit is set to "0", and the  $I^2C$  bus interface operation is disabled and data transfer is terminated.

bit7	Details
Reading "0"	Indicates that no bus error has been detected.
Reading "1"	Indicates that an invalid START condition or an invalid STOP condition has been detected.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

[bit6] BEIE: Bus error interrupt enable bit

This bit enables or disables the bus error interrupt.

When this bit and the BER bit are both set to "1", a bus error interrupt request is generated.

bit6	Details	
Writing "0"	Disables the bus error interrupt.	
Writing "1"	Enables the bus error interrupt.	

#### [bit5] SCC: START condition generation bit

This bit generates a repeated START condition to restart communications in master mode. In master mode, writing "1" to this bit generates a repeated START condition. Writing "0" to this bit has no effect on operation.

bit5	Details	
Read access	e read value is always "0".	
Writing "0"	Has no effect on operation.	
Writing "1"	Generates a repeated START condition in master mode.	

Notes:

- Do not set this bit to "1" or the IBCR1n:MSS bit to "0" at the same time.
- With the IBCR1n:INT bit set to "0", an attempt to write "1" to the SCC bit is ignored (no START condition is generated). In addition, with the INT bit set to "1", when writing "1" to the SCC bit and writing "0" to the INT bit occur simultaneously, writing "1" to the SCC bit is given priority.

#### [bit4] MSS: Master/slave select bit

This bit selects an operation mode from master mode and slave mode.

Writing "1" to this bit while the  $I^2C$  bus is in the idle state (IBSRn:BB = 0) selects master mode, generates a START condition, and then starts address transfer.

Writing "0" to the bit while the I2C bus is in the busy state (IBSRn:BB = 1) selects slave mode, generates a STOP condition, and then terminates data transfer.

When an arbitration lost occurs during data or address transfer in master mode, this bit is cleared to "0" and the operation mode switches to slave mode.

bit4	Details
Writing ''0''	Slave mode
Writing "1"	Master mode

Notes:

- Do not set this bit to "0" or the SCC bit to "1" at the same time.
- With the INT bit set to "0", an attempt to write "0" to the MSS bit is ignored. With the INT bit set to "1', when writing "0" to the MSS bit and writing "0" to the INT bit occur simultaneously, writing "0" to the MSS bit is given priority.
- In slave mode, during transmission or reception, writing "1" to the MSS bit does not set the ALF bi to "1". Do not write "1" to the MSS bit during transmission or reception in slave mode.

#### [bit3] DACKE: Data acknowledge enable bit

This bit controls the data acknowledge in data reception.

Writing "0" to this bit disables data acknowledge output.

Writing "1" to this bit enables data acknowledge output. In master mode, with this bit set to "1", a data acknowledge is output in the ninth SCLn cycle during data reception. In slave mode, a data acknowledge is output in the ninth SCLn cycle only when an address acknowledgment has already been output.

bit3	Details	
Writing ''0''	Disables data acknowledge output.	
Writing "1"	Enables data acknowledge output.	

#### [bit2] GACKE: General call address acknowledge enable bit

This bit controls the general call address acknowledge.

Writing "0" to this bit disables general call address acknowledge output.

With this bit set to "1", in master mode or slave mode, when a general call address acknowledge (0x00) is received, a general call address acknowledge is output.

bit2	Details	
Writing ''0''	Disables the general call address acknowledge.	
Writing "1"	Enables the general call address acknowledge.	

[bit1] INTE: Transfer completion interrupt enable bit

This bit enables or disables the transfer completion interrupt.

When this bit and the IBCR1n:INT bit are both set to "1", a transfer completion interrupt request is generated.

bit1	Details
Writing ''0''	Disables the transfer completion interrupt.
Writing "1"	Enables the transfer completion interrupt.

[bit0] INT: Transfer completion interrupt request flag bit

This bit detects the transfer completion.

When this bit and the INTE bit are both set to "1", a transfer completion interrupt request is generated.

If one of the following four conditions is satisfied, upon completion of transferring 1-byte address or data (the setting of the INTS bit determines whether the 1-byte address or data includes an acknowledge.), this bit is set to "1".

- In bus master mode
- The device is addressed as slave.
- The I<sup>2</sup>C bus interface has received a general call address.
- The I<sup>2</sup>C bus interface has detected an arbitration lost.
- Arbitration lost detected
- If one of the following two conditions is satisfied, this bit is set to "0".
- "0" is written to this bit.
- In master mode, a repeated START condition (IBCR1n:SCC = 1) or a STOP condition (IBCR1n:MSS = 0) is generated.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

Writing "0" to clear this bit (its value becomes "0") releases the SCLn line, and the transmission of the next byte of data is then enabled.

bit0	Details
Reading "0"	Indicates that data transfer has not been completed.
Reading "1"	Indicates that 1-byte data (including an acknowledge) transfer has been completed.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

Notes:

- In the case of writing "1" to the SCC bit while this bit is "0", the setting of the SCC bit is given priority, and a START condition is generated.
- In the case of writing "0" to the MSS bit while this bit is "0", the setting of the MSS bit is given priority, and a STOP condition is generated.
- During data reception, with the IBCR0n:INTS bit already set to "1", this bit becomes "1" after 1-byte data (not including an acknowledge) transfer is completed. If the INTS bit is set to "0", this bit becomes "1" after the transmission/reception of 1-byte data/address (including an acknowledge) is completed.

#### Notes:

- When clearing the interrupt request flag bit (IBCR1n:BER) by writing "0" to it, do not update the interrupt request enable bit (IBCR1n:BEIE) at the same time.
- All bits in the IBCR1n register except the BER and BEIE bits are cleared to "0" either when the I<sup>2</sup>C bus interface operation is disabled (ICCRn:EN = 0) or when a bus error occurs (IBCR1n:BER = 1).

## 24.7.3 I<sup>2</sup>C Bus Status Register (IBSRn)

### The $I^2C$ bus status register (IBSRn) indicates the status of the $I^2C$ bus interface.

#### ■ Register Configuration

bit	7	6	5	4	3	2	1	0
Field	BB	RSC	_	LRB	TRX	AAS	GCA	FBT
Attribute	R	R	_	R	R	R	R	R
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] BB: Bus busy bit

This bit indicates the bus state.

bit7	Details
Reading "0"	Indicates that a STOP condition has been detected and the bus has entered the idle state.
Reading "1"	Indicates that a START condition has been detected and the bus has entered the busy state.

[bit6] RSC: Repeated START condition detection bit

This bit detects the repeated START condition.

This bit is set to "1" when a repeated START condition is detected.

If one of the following conditions is satisfied, this bit is set to "0".

- "0" is written to the IBCR1n:INT bit.
- In slave mode, the slave address does not match the address set in the IAARn register.
- In slave mode, the slave address matches the address set in the IAARn register but the IBCR0n:AACKX bit is set to "1".
- In slave mode, the device receives a general call address, but the IBCR1n:GACKE bit is set to "0".
- A STOP condition is detected.

bit6 Details				
Reading "0" Indicates that no repeated START condition has been detected.				
Reading "1"	Indicates that the bus is in use and a repeated START condition has been detected.			

[bit5] Undefined bit

The read value of this bit is always "0". Writing a value to this bit has no effect on operation.

## CHAPTER 24 I<sup>2</sup>C BUS INTERFACE 24.7 Registers

## **MB95630H Series**

#### [bit4] LRB: Acknowledge storage bit

This bit captures the value of the SDAn line in the ninth shift clock cycle during data byte transfer. This bit is set to "1" when no acknowledge has been detected (SDAn = "H").

If one of the following conditions is satisfied, this bit is set to "0".

• An acknowledge is detected (SDAn = "L").

• A START condition or a STOP condition is detected.

bit4 Details				
<b>Reading ''0''</b> Indicates that an acknowledge has been detected in the ninth shift clock cycle.				
Reading "1"	Indicates that no acknowledge has been detected in the ninth shift clock cycle.			

Note: According to the above description, this bit must be read after an acknowledge (Read the bit value at a transfer completion interrupt in the ninth SCLn cycle). Therefore, if an acknowledge is read with the IBCR0n:INTS bit set to "1", write "0" to the INTS bit at a transfer completion interrupt generated in the eighth SCLn cycle so that another transfer completion interrupt is to be generated in the ninth SCLn cycle.

#### [bit3] TRX: Data transfer status bit

This bit indicates the data transfer mode.

This bit is set to "1" when data transfer is executed in transmission mode.

If one of the following conditions is satisfied, this bit is set to "0".

- In receive mode, data transfer is executed.
- The device receives an NACK in slave transmit mode.

bit3	Details				
Reading "0"	Reading "0" Indicates that the data transfer mode is receive mode.				
Reading "1"	Indicates that the data transfer mode is transmit mode.				

#### [bit2] AAS: Addressing detection bit

This bit indicates whether the MCU has undergone addressing in slave mode. This bit is set to "1" when the MCU has undergone addressing in slave mode.

This bit is set to "0" when a START condition or a STOP condition has been detected.

bit2	Details				
Reading "0" Indicates that the MCU has not undergone addressing in slave mode.					
Reading "1"	Indicates that the MCU has undergone addressing in slave mode.				

#### [bit1] GCA: General call address detection bit

This bit detects a general call address.

- If one of the following conditions is satisfied, this bit is set to "1".
- The device receives a general call address (0x00) in slave mode.
- With IBCR1n:GACKE set to "1", the device receives a general call address (0x00) in master mode.
- In master mode, an arbitration lost is detected during the transmission of the second byte of a general call address.

If one of the following conditions is satisfied, this bit is set to "0".

- A START condition or a STOP condition is detected.
- In master mode, no arbitration lost is detected during the transmission of the second byte of a general call address.

bit1	Details
Reading ''0''	Indicates that the I <sup>2</sup> C bus interface has not received a general call address (0x00) in slave mode.
Reading "1"	Indicates that the $I^2C$ bus interface has received a general call address (0x00) in slave mode.

#### [bit0] FBT: First byte detection bit

This bit detects the first byte.

This bit is set to "1" when a START condition is detected.

If one of the following conditions is satisfied, this bit is set to "0".

- "0" is written to the IBCR1n:INT bit.
- In slave mode, the slave address does not match the address set in the IAARn register.
- In slave mode, the slave address matches the address set in the IAARn register, but the IBCR0n:AACKX bit is "1".
- In slave mode, the device receives a general call address, but the IBCR1n:GACKE bit is "0".

bit0 Details				
Reading "0"	Indicates that the receive data is not the first byte in data reception.			
Reading "1"	Indicates that the receive data is the first byte (address) in data reception.			

## 24.7.4 I<sup>2</sup>C Data Register (IDDRn)

## The I<sup>2</sup>C data register (IDDRn) sets the data or address to be transmitted, and holds the data or address received.

#### Register Configuration

0		0						
bit	7	6	5	4	3	2	1	0
Field	D7	D6	D5	D4	D3	D2	D1	D0
Attribute	R/W							
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

In transmit mode, each bit of the data or address value written to the register is shifted to the SDAn line, starting with the MSB. The write side of this register is double-buffered, where if the bus is in use (IBSRn:BB = 1), the write data is loaded to the 8-bit shift register either when the current data transfer completion interrupt is cleared (writing "0" to the IBCR1n:INT bit) or when a repeated start condition is generated (writing "1" to the IBCR1n:SCC bit). Each bit of the shift register data is output (shifted) to the SDAn line.

Note that writing to this register has no effect on the current data transfer. In slave mode, however, data is transferred to the shift register after the address is determined.

The received data or address can be read from this register at the transfer completion interrupt (IBCR1n:INT = 1). However, since the serial transfer register is directly read from when the received data or address is read, the receive data is valid only when the INT bit is "1".

## 24.7.5 I<sup>2</sup>C Address Register (IAARn)

## The I<sup>2</sup>C address register (IAARn) register sets the slave address.

In slave mode, the I<sup>2</sup>C bus interface receives address data from the master and compares it with the value of this register.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	A6	A5	A4	A3	A2	A1	A0
Attribute		R/W						
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] Undefined bit

The read value of this bit is always "0". Writing a value to this bit has no effect on operation.

[bit6:0] A[6:0]: Address bits

These bits set the slave address.

## 24.7.6 I<sup>2</sup>C Clock Control Register (ICCRn)

## The $I^2C$ clock control register (ICCRn) register enables the $I^2C$ operation and selects the shift clock frequency.

#### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	DMBP		EN	CS4	CS3	CS2	CS1	CS0
Attribute	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

#### Register Functions

[bit7] DMBP: Divider m bypass bit

This bit is used to bypass the divider m to generate the shift clock frequency.

Writing "0" to this bit sets the value set in the CS[4:3] bits as the divider m value (m = ICCRn:CS[4:3]).

When "1" is written to this bit, the divider m is to be bypassed.

Do not write "1" to this bit when the value of divider n is "4" (ICCRn:CS[2:0] = 0b000).

bit7	Details				
Writing "0" The settings of ICCRn:CS[4:3] (clock divide m) are valid.					
Writing "1"	The settings of ICCRn:CS[4:3] (clock divide m) are invalid.				

#### [bit6] Undefined bit

The read value of this bit is always "0". Writing a value to this bit has no effect on operation.

#### [bit5] EN: I<sup>2</sup>C bus interface operation enable bit

This bit enables the  $I^2C$  bus interface operation.

Writing "0" to this bit disables the I<sup>2</sup>C bus interface operation and clears the following bits to "0".

- AACKX, INTS, and WUE bits in the IBCR0n register
- All bits in the IBCR1n register except the BER and BEIE bits
- All bits in the IBSRn register

Writing "1" to this bit enables the  $I^2C$  bus interface operation.

If one of the following conditions is satisfied, this bit is set to "0".

- "0" is written to this bit.
- The BER bit in the IBCR1n register is set to "1".

bit5	Details			
Writing ''0''	Disables the I <sup>2</sup> C bus interface operation.			
Writing "1"	Enables the I <sup>2</sup> C bus interface operation.			

[bit4:3] CS[4:3]: Clock-1 select bits (Divider m) [bit2:0] CS[2:0]: Clock-2 select bits (Divider n)

These bits set the shift clock frequency.

The shift clock frequency (Fsck) is set by the following equation:

$$Fsck = \frac{\phi}{(m \times n + 2)}$$

\$\$ prepresents the machine clock frequency (MCLK).

bit4:3	Details
Writing ''00''	5
Writing ''01''	6
Writing "10"	7
Writing "11"	8

bit2:0	Details
Writing ''000''	4
Writing ''001''	8
Writing ''010''	22
Writing "011"	38
Writing "100"	98
Writing "101"	128
Writing "110"	256
Writing "111"	512

Note:

If the standby mode wakeup function is not used, disable the I<sup>2</sup>C bus interface operation before making the MCU transit to stop mode or watch mode.

## 24.8 Notes on Using I<sup>2</sup>C Bus Interface

This section provides notes on using the I<sup>2</sup>C bus interface.

### ■ Notes on Using I<sup>2</sup>C Bus Interface

- Notes on setting I<sup>2</sup>C bus interface registers
  - Enable the I<sup>2</sup>C bus interface operation (ICCRn:EN) before setting the I<sup>2</sup>C bus control registers (IBCR0n and IBCR1n).
  - Setting the master/slave select bit (IBCR1n:MSS) to "1" starts data transfer.
- Notes on setting the shift clock frequency
  - The shift clock frequency can be calculated by determining the m, n, and DMBP values using the Fsck equation. See "24.7.6 I<sup>2</sup>C Clock Control Register (ICCRn)" for details of the Fsck equation.
  - Do not write "1" to the DMBP bit in the ICCRn register if the value of n is 4 (ICCRn:CS[2:0] = 000).
- Notes on priority for simultaneous write operations
  - Conflict between next byte transfer and stop condition When writing "0" to IBCR1n:MSS and clearing IBCR1n:INT occur simultaneously, the MSS bit is given priority and a STOP condition is generated.
  - Conflict between next byte transfer and start condition When writing "1" to IBCR1n:SCC and clearing IBCR1n:INT occur simultaneously, the SCC bit is given priority and a START condition is generated.
- Notes on setting up using software
  - Do not select the repeated START condition (IBCR1n:SCC = 1) or slave mode (IBCR1n:MSS = 0) simultaneously.
  - The I<sup>2</sup>C bus interface cannot return from interrupt processing if an interrupt request enable bit is enabled (IBCR1n:BEIE = 1 or IBCR1n:INTE = 1) with the interrupt request flag bit (IBCR1n:BER or IBCR1n:INT) set to "1". Clear the BER bit or the INT bit.
  - The following bits are cleared to "0" when the I<sup>2</sup>C bus interface operation is disabled (ICCRn:EN = 0).
    - AACKX, INTS, and WUE bits in the IBCR0n register
    - All bits in the IBCR1n register except the BER bit and the BEIE bit
    - All bits in the IBSRn register

• Notes on data acknowledgment

In slave mode, a data acknowledge is generated if one of the following conditions is satisfied.

- The received address matches the value in the address register (IAARn) and IBCR0n:AACKX is "0".
- A general call address (0x00) is received and IBCR1n:GACKE is "1".

- Notes on selecting the transfer complete timing
  - The transfer complete timing select bit (IBCR0n:INTS) is valid only during data reception (IBSRn:TRX = 0 and IBSRn:FBT = 0).
  - In an operation other than data reception (IBSRn:TRX = 1 or IBSRn:FBT = 1), the transfer completion interrupt (IBCR1n:INT) is always generated in the ninth SCLn cycle.
  - If the data acknowledge depends on the content of the received data (such as packet error checking used by the SM bus), control the data acknowledge by setting the data acknowledge enable bit (IBCR1n:DACKE) after writing "1" to the IBCR0n:INTS bit (for example, using a previous transfer completion interrupt) to read latest received data.
  - The latest data acknowledge (IBSRn:LRB) can be read after the acknowledge is received (IBSRn:LRB must be read at a transfer completion interrupt in the ninth SCLn cycle.) Therefore, if an acknowledge is read with the IBCR0n:INTS bit set to "1", write "0" to the INTS bit at a transfer completion interrupt generated in the eighth SCLn cycle so that another transfer completion interrupt is to be generated in the ninth SCLn cycle.
- Notes on using the MCU standby mode wakeup function
  - Write "1" to the IBCR0n:WUE bit right before the MCU enters stop mode or watch mode. To ensure that the I<sup>2</sup>C operation can restart immediately after the MCU wakes up from stop mode or watch mode, clear (write "0" to) this bit as soon as possible.
  - When a wakeup interrupt request is generated, the MCU wakes up after the oscillation stabilization wait time elapses. In order to prevent data loss from occurring immediately after the MCU wakes up, after 100  $\mu$ s (assuming that the minimum oscillation stabilization wait time is 100  $\mu$ s) elapses since a wakeup caused by the start of I<sup>2</sup>C transmission (upon detection of the falling edge of SDAn), the SCLn must rise in the first cycle and the first bit must be received as data.
  - In standby mode of the MCU, the status flags, state machine, and I<sup>2</sup>C bus output for the I<sup>2</sup>C function keep their states existing before the MCU entered standby mode. To prevent a hang-up of the entire I<sup>2</sup>C bus system, ensure that IBSRn:BB is set to "0" before making the MCU enter standby mode.
  - The wakeup function does not support the transition of the MCU to stop mode or watch mode with the BB bit set to "1". When the MCU enters stop mode or watch mode with the BB bit set to "1", a bus error occurs upon detection of a START condition.
  - To ensure that the I<sup>2</sup>C bus interface operation correctly executes its operation, always clear IBCR0n:WUE to "0" after the MCU wakes up from stop mode or watch mode, regardless of whether the MCU has been woken up by to the I<sup>2</sup>C wakeup function or the wakeup function of another resource (such as an external interrupt).

# CHAPTER 25 DUAL OPERATION FLASH MEMORY

This chapter describes the function and operations of the 64/96/160/288 Kbit Dual operation Flash memory.

- 25.1 Overview
- 25.2 Sector/Bank Configuration
- 25.3 Invoking Flash Memory Automatic Algorithm
- 25.4 Checking Automatic Algorithm Execution Status
- 25.5 Programming/Erasing Flash Memory
- 25.6 Operations
- 25.7 Flash Security
- 25.8 Registers
- 25.9 Notes on Using Dual Operation Flash Memory

## 25.1 Overview

The dual operation Flash memory is located at 0x1000 to 0x1FFF and at 0xF000 to 0xFFFF for 64 Kbit Flash memory, at 0x1000 to 0x1FFF and at 0xE000 to 0xFFFF for 96 Kbit Flash memory, at 0x1000 to 0x1FFF and 0xC000 to 0xFFFF for 160 Kbit Flash memory, or at 0x1000 to 0x1FFF and 0x8000 to 0xFFFF for 288 Kbit Flash memory on the CPU memory map.

The dual operation Flash memory consists of an upper bank and a lower bank\*. Unlike conventional Flash products, writing/erasing data to/from one bank and reading data from another bank can be executed simultaneously.

\*: MB95F636H/F636K: upper bank: 32 Kbyte  $\times$  1; lower bank: 2 Kbyte  $\times$  2 MB95F634H/F634K: upper bank: 16 Kbyte  $\times$  1; lower bank: 2 Kbyte  $\times$  2 MB95F633H/F633K: upper bank: 8 Kbyte  $\times$  1; lower bank: 2 Kbyte  $\times$  2 MB95F632H/F632K: upper bank: 4 Kbyte  $\times$  1; lower bank: 2 Kbyte  $\times$  2

#### Overview of Dual Operation Flash Memory

The following methods can be used to write data into and erase data from the Flash memory:

- Programming/erasing using a dedicated serial programmer
- Programming/erasing by program execution

Since data can be written into and erased from the Dual operation Flash memory by instructions from the CPU via the Flash memory interface circuit, program code and data can be efficiently updated with the device mounted on a circuit board. The minimum sector size of the dual operation Flash is 2 Kbyte, which is a sector configuration facilitating the management of the program/data area.

Data can be updated by executing a program in RAM or by executing a program in the Flash memory in dual operation. The erase/program operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

Upper bank	Lower bank				
Read					
Read	Program/sector erase				
Program/sector erase	Read				
Chip	erase				
Sector erase (erase suspend)	Program				
Program	Sector erase (erase suspend)				

The dual operation Flash can use the following combinations:

#### Features of Dual Operation Flash Memory

- Sector configuration
  - 8 Kbyte  $\times$  8 bits (4 Kbyte + 2 Kbyte  $\times$  2)
  - 12 Kbyte  $\times$  8 bits (8 Kbyte + 2 Kbyte  $\times$  2)
  - 20 Kbyte  $\times$  8 bits (16 Kbyte + 2 Kbyte  $\times$  2)
  - 36 Kbyte  $\times$  8 bits (32 Kbyte + 2 Kbyte  $\times$  2)
- Two-bank configuration, enabling simultaneous execution of a program/erase operation and a read operation
- Automatic algorithm (Embedded Algorithm)
- Erase-suspend/erase-resume functions integrated
- Detecting the completion of programming/erasing using the data polling flag or the toggle bit
- Detecting the completion of programming/erasing by CPU interrupts
- Capable of erasing data in specific sectors (any combination of sectors)
- Compatible with JEDEC standard commands
- Number of program/erase cycles (minimum): 100000
- Flash read cycle time (minimum): 1 machine cycle

#### Programming and Erasing Flash Memory

- Programming data to and reading data from the same bank of the Flash memory cannot be executed simultaneously.
- To program data to or erase data from a bank in the Flash memory, copy the program for programming/erasing either to another bank or to the RAM first, and then execute the program.
- The dual operation Flash memory enables programming in the Flash memory and controlling programming by using interrupts. In addition, it is not necessary to download a program to RAM in order to program data to a bank, thereby reducing the time of program download and eliminating the need to protecting RAM data against power interruption.

## 25.2 Sector/Bank Configuration

#### This section shows the sector/bank configuration of the Flash memory.

#### Sector/Bank Configuration of Dual Operation Flash Memory

Figure 25.2-1 shows the sector configuration of the Dual operation Flash memory. The upper and lower addresses of each sector are shown in the figure.

#### Bank configuration

The lower bank of the Flash memory is SA0 and SA1 and the upper bank SA2.

Flash memory (8 Kbyte)	Flash memory (12 Kbyte)	Flash memory (20 Kbyte)	Flash memory (36 Kbyte)	CPU address	
SA0: 2 Kbyte	SA0: 2 Kbyte	SA0: 2 Kbyte	SA0: 2 Kbyte	0x1000 0x17FF	
SA1: 2 Kbyte	SA1: 2 Kbyte	SA1: 2 Kbyte	SA1: 2 Kbyte	0x1800 0x1FFF	Lower bank
Vacant	Vacant	Vacant	Vacant SA2: 32 Kbyte	0x2000 0x7FFF 0x8000 0xBFFF 0xC000	Upper bank
		SA2: 16 Kbyte		0xDFFF	
SA2: 4 Kbyte	SA2: 8 Kbyte			0xE000 0xEFFF 0xF000 0xFFFF	

#### Figure 25.2-1 Sector/Bank Configuration of Dual Operation Flash Memory

#### **Invoking Flash Memory Automatic Algorithm** 25.3

There are four commands that invoke the Flash memory automatic algorithm: read/reset, program, chip erase, and sector erase. The sector erase command is capable of suspending and resuming sector erase.

#### Command Sequence Table

Table 25.3-1 lists commands used in programming/erasing Flash memory.

Command Bus wr	Bus write	1st bus cyc		2nd bus write cycle		3rd bus write cycle		4th bus write cycle		5th bus write cycle		6th bus write cycle	
sequence	Cycle	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read/reset	1	0xUXXX	0xF0	-	-	-	-	-	-	-	-	-	-
Program	4	0xUAAA	0xAA	0xU554	0x55	0xUAAA	0xA0	PA	PD	-	-	-	-
Chip erase	6	0xUAAA	0xAA	0xU554	0x55	0xUAAA	0x80	0xUAAA	0xAA	0xU554	0x55	0xUAAA	0x10
Sector erase	6	0xUAAA	0xAA	0xU554	0x55	0xUAAA	0x80	0xUAAA	0xAA	0xU554	0x55	SA	0x30
Unlock bypass entry	3	0xUAAA	0xAA	0xU554	0x55	0xUAAA	0x20	-	-	-	-	-	-
Unlock bypass program	2	0xUXXX	0xA0	PA	PD	-	-	-	-	-	-	-	-
Unlock bypass reset	2	0xUXXX	0x90	0xUXXX	any	-	-	-	-	-	-	-	
Secto	Sector erase suspend Programming data "0xB0" to the address "0xUXXX" suspends erasing during sector era						rase.						
Secto	or erase resur	ne	Programming data "0x30" to the address "0xUXXX" resumes suspended sector erase.										
Era	se sector add	1	Program	mming da	ta "0x30	)" to the S	A adds	a new sec	tor to b	e erased.			

#### Table 25.3-1 Command Sequence

PA : Program address

SA : Sector address (Specify any address in a sector.)

PD : Program data

U : The upper four bits represent an address in a sector to which data can be programmed. X : Any address value

any : Any program data

#### Notes:

- Addresses in Table 25.3-1 are values on the CPU memory map. All addresses and data are in hexadecimal notation. However, "X" is an arbitrary value.
- "U" in an address in Table 25.3-1 is not arbitrary, but represents the upper four bits (bit 15 to bit 12) of an address.
- The chip erase command is accepted only when programming data into all sectors has been enabled. The chip erase command is ignored if the bit for any sector in the flash memory sector write control register 0 (SWRE0) has been set to "0" (to disable programming data to that sector).

#### ■ Note on Issuing Commands

Do the following when issuing commands in command sequence table:

• Enable programming data into a required sector before issuing the first command.

## 25.4 Checking Automatic Algorithm Execution Status

Since the Flash memory uses the automatic algorithm to execute the program/ erase flow, its internal operating status can be checked through the hardware sequence flags.

#### ■ Hardware Sequence Flags

• Overview of hardware sequence flags

The hardware sequence flag consists of the following 5-bit output:

- Data polling flag (DQ7)
- Toggle bit flag (DQ6)
- Execution timeout flag (DQ5)
- Sector erase timer flag (DQ3)
- Toggle bit2 flag (DQ2)

The hardware sequence flags can tell whether a program command, a chip erase command or a sector erase command has been terminated, whether an erase code can be written and whether an erase sector or a non-erase sector is being read.

The value of a hardware sequence flag can be checked by a read access to the address of a target sector in the Flash memory after a command sequence is set. Note that a hardware sequence flag is output only to the bank from which a command has been issued.

Table 25.4-1 shows the bit allocation of the hardware sequence flags.

 Table 25.4-1
 Bit Allocation of Hardware Sequence Flag

Bit no.	7	6	5	4	3	2	1	0
Hardware sequence flag	DQ7	DQ6	DQ5	-	DQ3	DQ2	-	-

- To decide whether a program command, a chip erase command or a sector erase command is being executed or has been terminated, check the respective hardware sequence flags or the flash memory program/erase status bit in the flash memory status register (FSR:RDY). After programming/erasing is terminated, the Flash memory returns to the read/reset state.
- When creating a program/erase program, read data after confirming the termination of programming/erasing using the DQ2, DQ3, DQ5, DQ6 and DQ7 flags.
- The hardware sequence flags can also be used to check whether the second sector erase code write and those to be executed afterward are valid or not.

• Description of hardware sequence flags

Table 25.4-2 lists the functions of the hardware sequence flags.

	State	DQ7	DQ6	DQ5	DQ3	DQ2
	Programming → Programming completed (when program address has been specified)	$\overline{\text{DQ7}} \rightarrow$ DATA: 7	Toggle → DATA: 6	$0 \rightarrow$ DATA: 5	$0 \rightarrow$ DATA: 3	$0 \rightarrow$ DATA: 2
	Chip/sector erase $\rightarrow$ Erase completed	$0 \rightarrow 1$	Toggle $\rightarrow 1$	$0 \rightarrow 1$	1	Toggle $\rightarrow 1$
State transition	Sector erase wait $\rightarrow$ Erase started	0	Toggle	0	$0 \rightarrow 1$	Toggle
during normal operation	Erasing $\rightarrow$ sector erase suspended (Sector being erased)	0	Toggle $\rightarrow 0$	0	1	Toggle
	Sector erase suspended $\rightarrow$ Erasing resumed (Sector being erased)	0	$0 \rightarrow \text{Toggle}$	0	1	Toggle
	Sector erase being suspended (Sector not being erased)	DATA: 7	DATA: 6	DATA: 5	DATA: 3	DATA: 2
Abnormal	Programming	DQ7	Toggle	1	0	0
operation	Chip/sector erase	0	Toggle	1	1	Toggle

## 25.4.1 Data Polling Flag (DQ7)

The data polling flag (DQ7) is a hardware sequence flag indicating that the automatic algorithm is being executing or has been completed using the data polling function.

#### ■ Data Polling Flag (DQ7)

Table 25.4-3 and Table 25.4-4 show the state transition of the data polling flag during normal operation and the one during abnormal operation respectively.

 Table 25.4-3
 State Transition of Data Polling Flag (During Normal Operation)

Operating state	Programming → Programming completed	Chip/sector erase → Erasing completed	Sector erase wait → Erasing started	Sector erase → Sector erase suspended (Sector being erased)	Frasing resumed	Sector erase being suspended (Sector not being erased)
DQ7	$\overline{\text{DQ7}} \rightarrow \text{DATA: 7}$	$0 \rightarrow 1$	0	0	0	DATA: 7

#### Table 25.4-4 State Transition of Data Polling Flag (During Abnormal Operation)

Operating state	Programming	Chip/sector erase
DQ7	DQ7	0

#### • At programming

When read access takes place during execution of the automatic write algorithm, the Flash memory outputs the inverted value of bit7 in the last data written to DQ7.

If read access takes place on completion of the automatic write algorithm, the Flash memory outputs bit7 of the value read from the read-accessed address to DQ7.

#### • At chip/sector erase

When read access is made to the sector currently being erased during execution of the chip/ sector erase algorithm, bit7 of Flash memory outputs "0". Bit7 of Flash memory outputs "1" upon completion of chip/sector erase.

#### At sector erase suspension

- When read access takes place with a sector erase operation suspended, the Flash memory outputs "0" to DQ7 if the read address is the sector being erased. If not, the Flash memory outputs bit7 (DATA:7) of the value read from the read address to DQ7.
- Referring the data polling flag (DQ7) together with the toggle bit flag (DQ6) permits a decision on whether Flash memory is in the sector erase suspended state or which sector is being erased.

#### Note:

Once the automatic algorithm has been started, read access to the specified address is ignored. Data reading is allowed after the data polling flag (DQ7) is set to "1". Data reading after the end of the automatic algorithm should be performed following read access made to confirm the completion of data polling.

## 25.4.2 Toggle Bit Flag (DQ6)

The toggle bit flag (DQ6) is a hardware sequence flag using the toggle bit function to indicate whether the automatic algorithm is being executed or has terminated.

#### ■ Toggle Bit Flag (DQ6)

Table 25.4-5 and Table 25.4-6 show the state transition of the toggle bit flag during normal operation and the one during abnormal operation respectively.

 Table 25.4-5
 State Transition of Toggle Bit Flag (During Normal Operation)

Operating state	Programming → Programming completed	Chip/sector erase → Erasing completed	Sector erase wait → Erasing started	Sector erase → Sector erase suspended (Sector being erased)	Sector erase suspended → Erasing resumed (Sector being erased)	Sector erase being suspended (Sector not being erased)
DQ6	Toggle → DATA: 6	Toggle $\rightarrow 1$	Toggle	Toggle $\rightarrow 0$	$0 \rightarrow \text{Toggle}$	DATA: 6

Table 25.4-6	State Transition of Toggle Bit Flag (During Abnormal Operation)
--------------	---

Operating state	Programming	Chip/sector erase		
DQ6	Toggle	Toggle		

- At programming and chip/sector erase
  - When read accesses are made continuously while the automatic write algorithm or the automatic chip/sector erase algorithm is being executed, the Flash memory toggles the output between "1" and "0" at each read access.
  - When read accesses are made continuously after the automatic write algorithm or the chip/ sector erase algorithm terminates, the Flash memory outputs bit6 (DATA:6) of the value read from the read address at each read access.
- At sector erase suspension

When a read access is made with a sector erase operation suspended, the Flash memory outputs "0" if the read address is the sector being erased. Otherwise, the Flash memory outputs bit6 (DATA: 6) of the value read from the read address.

Note:

When using dual-operation Flash memory (Flash memory write control program is executed on the Flash memory), the toggle bit flag (DQ6) cannot be used to check the operating state of programming/erasing. See the notes in "25.9 Notes on Using Dual Operation Flash Memory" when writing a program.

The note above does not apply if the Flash memory write control program is executed on the RAM.

## 25.4.3 Execution Timeout Flag (DQ5)

The execution timeout flag (DQ5) is a hardware sequence flag indicating that the execution time of the automatic algorithm exceeds a specified time (required for programming/erasing) in the Flash memory.

#### ■ Execution Timeout Flag (DQ5)

Table 25.4-7 and Table 25.4-8 show the state transition of the execution timeout flag during normal operation and the one during abnormal operation respectively.

Table 25.4-7 State Transition of Execution Timeout Flag (During Normal Operation)

Operating state	Programming → Programming completed	Chip/sector erase → Erasing completed	Sector erase wait → Erasing started	Sector erase → Sector erase suspended (Sector being erased)	Frasing resumed	Sector erase being suspended (Sector not being erased)
DQ5	$0 \rightarrow \text{DATA: 5}$	$0 \rightarrow 1$	0	0	0	DATA: 5

#### Table 25.4-8 State Transition of Execution Timeout Flag (During Abnormal Operation)

Operating state	Programming	Chip/sector erase
DQ5	1	1

#### • At programming and chip/sector erase

When a read access is made with the automatic write algorithm or the automatic chip/sector erase algorithm invoked, the flag outputs "0" when the algorithm execution time is within the specified time (required for programming/erasing) or "1" when it exceeds that time.

The execution time-out flag (DQ5) can be used to check whether programming/erasing has succeeded or failed regardless of whether the automatic algorithm has been running or terminated. When the execution timeout flag (DQ5) outputs "1", it can be judged that programming fails if flash memory program/erase status bit (RDY) in the flash memory status register (FSR) is "0".

If an attempt is made to write "1" to a Flash memory address holding "0", for example, the Flash memory is locked, the time limit is exceeded and the execution time-out flag (DQ5) outputs "1". The state in which the execution time-out flag (DQ5) outputs "1" means that the Flash memory has not been used correctly; it does not mean that the Flash memory is defective. When this state occurs, execute the reset command.

## 25.4.4 Sector Erase Timer Flag (DQ3)

The sector erase timer flag (DQ3) is a hardware sequence flag indicating whether the Flash memory is waiting for sector erase after the sector erase command has started.

#### ■ Sector Erase Timer Flag (DQ3)

Table 25.4-9 and Table 25.4-10 show the state transition of the sector erase timer flag during normal operation and the one during abnormal operation respectively.

Table 25.4-9 State Transition of Sector Erase Timer Flag (During Normal Operation)

Operating state	Programming → Programming completed	Chip/sector erase → Erasing completed	Sector erase wait → Erasing started	Sector erase → Sector erase suspended (Sector being erased)	Fraging regulmed	Sector erase being suspended (Sector not being erased)
DQ3	$0 \rightarrow \text{DATA: } 3$	1	$0 \rightarrow 1$	1	1	DATA: 3

#### Table 25.4-10 State Transition of Sector Erase Timer Flag (During Abnormal Operation)

Operating state	Programming	Chip/sector erase
DQ3	0	1

#### At sector erase

- When a read access is made after the sector erase command has started, the sector erase timer flag (DQ3) outputs "0" within the sector erase wait period. The flag outputs "1" if the sector erase wait period has elapsed.
- When the data polling function or the toggle bit function indicates that the erase algorithm is being executed (DQ7 = 0, DQ6: toggle output), the Flash memory executes sector erase. If the command subsequently set is not a sector erase suspend command, it is ignored until sector erase is terminated.
- If the sector erase timer flag (DQ3) is "0", the Flash memory can accept the sector erase command. Before writing the sector erase command to the Flash memory, make sure that the sector erase timer flag (DQ3) is "0". If the flag is "1", the Flash memory may not accept suspending the sector erase command.
- At sector erase suspension

When a read access is made with the sector erase operation suspended, the Flash memory outputs "1" if the read address of that read access is the address of a sector being erased. If the read address is not the address of a sector being erased, the Flash memory outputs bit3 (DATA: 3) of the value read from the read address.

# The toggle bit2 flag (DQ2) is a hardware sequence flag using the toggle bit function to indicate whether a read address is an erase target sector in the sector erase suspend state and whether output data is toggled.

#### ■ Toggle Bit2 Flag (DQ2)

Table 25.4-11 and Table 25.4-12 show the state transition of the toggle bit2 flag during normal operation and the one during abnormal operation respectively.

 Table 25.4-11
 State Transition of Toggle Bit2 Flag (During Normal Operation)

Operating state	Programming → Programming completed	Chip/sector erase → Erasing completed	Sector erase wait → Erasing started	Sector erase → Sector erase suspended (Sector being erased)	Fraging regumen	Sector erase being suspended (Sector not being erased)
DQ2	$0 \rightarrow \text{DATA: } 2$	Toggle $\rightarrow 1$	Toggle	Toggle	Toggle	DATA: 2

#### Table 25.4-12 State Transition of Toggle Bit2 Flag (During Abnormal Operation)

Operating state	Programming	Chip/sector erase
DQ2	0	Toggle

#### • At chip/sector erase

- When read accesses are continuously made to a sector to be erased while the automatic chip/sector erase algorithm is being executed, the Flash memory toggles the output between "1" and "0" at each read access.
- When read accesses are continuously made to a sector not to be erased while the automatic chip/sector erase algorithm is being executed, the Flash memory outputs bit2 (DATA: 2) of the value read from a read address of each read access.

• At sector erase suspension

- With a sector erase operation suspended, when read accesses are continuously made to a sector to be erased, the Flash memory toggles the output between "1" and "0" whenever a read access is made.
- With a sector erase operation suspended, when read accesses are continuously made to a sector not to be erased, the Flash memory outputs bit2 (DATA: 2) of the read value of a read address whenever a read access is made.

## 25.5 **Programming/Erasing Flash Memory**

This section describes the respective procedures for reading/resetting the Flash memory, programming, chip-erasing, sector-erasing, sector erase suspending and sector erase resuming by entering respective commands to invoke the automatic algorithm.

#### Details of Programming/Erasing Flash Memory

The automatic algorithm can be invoked by programming the read/reset, program, chip erase, sector erase, sector-erase suspend, and sector erase resume command sequence to the Flash memory from the CPU. Always write the commands of a command sequence continuously from the CPU to the Flash memory. The termination of the automatic algorithm can be checked by the data polling function. After the automatic algorithm terminates normally, the Flash memory returns to the read/reset state.

The operations are explained in the following order:

- Enter the read/reset state
- Program data
- Erase all data (chip erase)
- Erase arbitrary data (sector erase)
- Suspend sector erase
- Resume sector erase
- Unlock bypass program

## 25.5.1 Placing Flash Memory in Read/Reset State

This section explains the procedure for entering the read/reset command to place the Flash memory in read/reset state.

#### Placing Flash Memory in Read/Reset State

- To place the Flash memory in the read/reset state, send read/reset commands in the command sequence table from the CPU to the Flash memory.
- Since the read/reset state is the initial state of the Flash memory, the Flash memory always enters this state after power-on or the normal termination of a command. The read/reset state is also regarded as the command input wait state.
- In the read/reset state, data in the Flash memory can be read by a read access to the Flash memory.
- In the case of a read access to the Flash memory, no read/reset commands are required. If a command does not terminate normally, use a read/reset command to initialize the automatic algorithm.

## 25.5.2 **Programming Data to Flash Memory**

This section explains the procedure for entering the program command to program data to the Flash memory.

#### Programming Data to Flash Memory


- To invoke the automatic algorithm for programming data to the Flash memory, send program commands in the command sequence table consecutively from the CPU to the Flash memory.
- When data is programmed to a target address in the fourth cycle, the automatic algorithm is invoked and starts automatic programming.
- Addressing method
  - Programming can be performed in any order of addresses and across a sector boundary. The size of data that can be written by a single program command is one byte only.
- Note on programming data
  - Bit data cannot be returned from "0" to "1" by programming. When "1" is written to bit data that is currently "0", the data polling function (DQ7) or toggle operation (DQ6) is not terminated, it is determined that Flash memory component is defective, and the execution timeout flag (DQ5) indicates that an error has occurred because the execution time of the automatic algorithm exceeds the programming time specified.

When data is read in the read/reset state, the bit data remains "0". To make the bit data return from "0" to "1", erase the Flash memory.

- All commands are ignored during programming.
- During programming, if a hardware reset occurs, the integrity of data being written to the current address is not guaranteed. Start programming the data from the chip erase command or the sector erase command again.

#### ■ Flash Memory Programming Procedure

- Figure 25.5-1 gives an example of the procedure for programming data to the Flash memory. The hardware sequence flag can be used to check the operating state of the automatic algorithm in the Flash memory. The data polling flag (DQ7) is used for checking the end of programming data into Flash memory in this example.
- Data for flag checking is read from the address to which data has been last written.
- Since the data polling flag (DQ7) and the execution timeout flag (DQ5) are changed simultaneously, check the data polling flag (DQ7) even when the execution timeout flag (DQ5) is "1".
- Similarly, since the toggle bit flag (DQ6) stops toggling at the same time as the execution timeout flag (DQ5) changes to "1", check DQ6 after DQ5 changes to "1".





## 25.5.3 Erasing All Data from Flash Memory (Chip Erase)

This section explains the procedure for issuing the chip erase command to erase all data in the Flash memory.

#### ■ Erasing Data from Flash Memory (Chip Erase)

- To erase all data from the Flash memory, send the chip erase command mentioned in the command sequence table continuously from the CPU to the Flash memory.
- The chip erase command is executed in six bus operations. Chip erasing starts at the point when the sixth cycle of programming commands is complete.
- In chip erase, the user does not need to program data to the Flash memory before starting erasing data. While the automatic erase algorithm is running, it automatically writes "0" to all cells in the Flash memory before erasing data.

#### ■ Note on Chip Erase

- The chip erase command is accepted only when programming data to all sectors has been enabled. The chip erase command is ignored even if only one bit for a sector in the flash memory sector write control register 0 (SWRE0) has been set to "0" (to disable programming data to that sector).
- During chip erase, if a hardware reset occurs, the integrity of data in the Flash memory is not guaranteed.

# 25.5.4 Erasing Specific Data from Flash Memory (Sector Erase)

This section explains the procedure for entering the sector erase command to erase a specific sector in the Flash memory. Sector-by-sector erase is enabled and multiple sectors can also be specified at a time.

#### ■ Erasing Specific Data from Flash Memory (Sector Erase)

To erase data from a specific sector in the Flash memory, send the sector erase command mentioned in the command sequence table continuously from the CPU to the Flash memory.


- Specifying a sector
  - The sector erase command is executed in six bus operations. A minimum of 35 µs sector erase wait time starts as an address in the sector to be erased is specified as the address for the sixth cycle and the sector erase code (0x30) is written as data.
  - To erase data from multiple sectors, write the erase code (0x30) to an address in sector to be erased after programming the sector erase code to the address of the first sector to be erased as explained above.
- Note on specifying multiple sectors
  - Sector erase starts as a minimum of 35 µs sector erase wait time elapses after the last sector erase code has been written.
  - To erase data from multiple sectors simultaneously, input the addresses of sectors to be erased and the erase code (in the sixth cycle of the command sequence) within 35  $\mu$ s. If the erase code is input after 35  $\mu$ s elapses, it will not be accepted due to the end of the sector erase wait time.
  - The sector erase timer flag (DQ3) can be used to check whether it is valid to write sector erase codes continuously.
  - Specify the address of a sector to be erased as the address at which the sector erase timer flag (DQ3) is read.


#### ■ Flash Memory Sector Erase Procedure

- Hardware sequence flags can be used to check the state of the automatic algorithm in the Flash memory. Figure 25.5-2 gives an example of the Flash memory sector erase procedure. In this example, the toggle bit flag (DQ6) is used to check the end of sector erase.
- The toggle bit flag (DQ6) stops toggling the output at the same time as the execution timeout flag (DQ5) changes to "1". Check the toggle bit flag (DQ6) even when the execution timeout flag (DQ5) is "1".
- Since the data polling flag (DQ7) and the execution timeout flag (DQ5) are changed simultaneously, check the data polling flag (DQ7).

#### Note on Erasing Data from Sectors

If a hardware reset occurs while data is being erased, the integrity of data in the Flash memory is not guaranteed. Therefore, run the sector erase procedure again after a hardware reset occurs.





## 25.5.5 Suspending Sector Erase from Flash Memory

This section explains the procedure for entering the sector erase suspend command to suspend sector erase from the Flash memory. Data can be read from sectors not being erased.

#### Suspending Sector Erase from Flash Memory

- To suspend the Flash memory sector erase, send the sector erase suspend command mentioned in the command sequence table from the CPU to the Flash memory.
- The sector erase suspend command suspends the current sector erase operation, allowing data to be read from sectors that are not being erased.
- The sector erase suspend command is only enabled during the sector erase period including the erase wait time; it is ignored in chip erasing or programming.
- The sector erase suspend command is executed when the sector erase suspend code (0xB0) is written. Specify an address in the sector selected to be erased. If an attempt is made to execute the sector erase suspend command again when sector erase has been suspended, the new sector erase suspend command input is ignored.
- When a sector erase suspend command is input during the sector erase wait period, the sector erase wait time ends immediately, the sector erase operation is stopped, and the Flash memory enters the erase stop state.
- When a sector erase suspend command is input during sector erase after the sector erase wait period, the erase suspend state occurs after a maximum of 35  $\mu$ s has elapsed since the issue of the sector erase suspend command.

#### Note:

To suspend sector erase by issuing a sector erase suspend command, issue the command after 35  $\mu$ s + 2 MCLK (machine clock) or longer has elapsed since the issue of a sector erase command or a sector erase resume command.

To suspend sector erase command again after resuming sector erase by issuing a sector erase resume command, issue the command after 2 ms or longer has elapsed since the issue of the sector erase resume command.

## 25.5.6 Resuming Sector Erase of Flash Memory

This section explains the procedure for entering the sector erase resume command to resume suspended erasing of a sector in the Flash memory.

#### Resuming Sector Erase of Flash Memory

- To resume suspended sector erase, send the sector erase resume command mentioned in the command sequence table from the CPU to the Flash memory.
- The sector erase resume command resumes a sector erase operation suspended by the sector erase suspend command. The sector erase resume command is executed by writing erase resume code (0x30). Specify an address in the sector selected to be erased.
- A sector erase resume command input during sector erase is ignored.

## 25.5.7 Unlock Bypass Program

#### This sections explains details of the unlock bypass state.

#### ■ Transiting from Normal Command State to Unlock Bypass State

If an unlock bypass program command is input in the normal command state, the Flash memory will transit to the unlock bypass state. In this state, a program command can be executed if the command is input within two cycles as mentioned in Table 25.3-1.

#### Returning from Unlock Bypass State to Normal Command State

If an unlock bypass reset command is input in the unlock bypass state, the Flash memory will return to the normal command state from the unlock bypass state. In addition, executing a hardware reset in the unlock bypass state will also make Flash memory return to the normal command state.

## 25.6 Operations

Pay attention in particular to the following points when using dual operation Flash memory:

- Interrupt generated when upper banks are updated
- Procedure of setting the sector swap enable bit in the flash memory status register (FSR:SSEN)

#### ■ Interrupt Generated When Upper Banks Are Updated

The dual operation Flash memory consists of two banks. Like conventional Flash products, however, it cannot be erased/programmed and read at the same time in banks on the same side.

As SA2 contains an interrupt vector, an interrupt vector from the CPU cannot be read normally when an interrupt occurs during programming data to an upper bank. Before an upper bank can be updated, the sector swap enable bit must be set to "1" (FSR:SSEN = 1). When an interrupt occurs, therefore, SA1 is accessed to read interrupt vector data. The same data must be copied to SA1 and SA2 before the sector swap enable bit (FSR:SSEN) is set.

#### ■ Procedure for Setting Sector Swap Enable Bit (FSR:SSEN)

Figure 25.6-1 shows a sample procedure of setting the sector swap enable bit (FSR:SSEN).

To modify data in the upper bank, it is necessary to set FSR:SSEN to "1". While data is being written to the Flash memory, modifying the setting of FSR:SSEN is prohibited. The setting of FSR:SSEN can only be modified before the start of programming data to the Flash memory or after the completion of programming data to the Flash memory. In addition, control the Flash memory interrupts while setting FSR:SSEN as follows: before setting FSR:SSEN, disable the Flash memory interrupts; after setting FSR:SSEN, enable the interrupts.




Figure 25.6-1 Sample Procedure for Setting the Sector Swap Enable Bit (FSR:SSEN)

#### Operation during Programming/Erasing

- It is prohibited to program data to the Flash memory within an interrupt routine when an interrupt occurs during Flash memory programming/erasing.
- When two or more program/erase routines exist, wait for one program/erase routine to finish before executing another program/erase routine.

While data is being written to or erased from the Flash memory, state transition in the current mode (clock mode or standby mode) is prohibited. Ensure that programming data to or erasing data from the Flash memory ends before state transition occurs.

# 25.7 Flash Security

# The Flash security controller function prevents contents of the Flash memory from being read by external pins.

### ■ Flash Security

Writing protection code "0x01" to the Flash memory address (0xFFFC) restricts access to the Flash memory, disabling any read/write access to the Flash memory from any external pin. Once the protection of the Flash memory is enabled, the function cannot be unlocked until a chip erase command operation is executed.

It is advisable to write the protection code at the end of Flash programming to avoid enabling unnecessary protection during writing.

Once Flash security is enabled, a chip erase operation must be executed before data can be written to the Flash memory again.

# 25.8 Registers

### This section describes the registers for the Flash memory.

### Table 25.8-1 List of Flash Memory Registers

Register abbreviation	Register name	Reference
FSR2	Flash memory status register 2	25.8.1
FSR	Flash memory status register	25.8.2
SWRE0	Flash memory sector write control register 0	25.8.3
FSR3	Flash memory status register 3	25.8.4
FSR4	Flash memory status register 4	25.8.5

# 25.8.1 Flash Memory Status Register 2 (FSR2)

### This section describes the Flash memory status register 2 (FSR2).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	PEIEN	PGMEND	PTIEN	PGMTO	EEIEN	ERSEND	ETIEN	ERSTO
Attribute	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7] PEIEN: PGMEND interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the completion of Flash memory programming.

bit7	Details			
Writing $0$	Disables the interrupt request upon completion of Flash memory programming (FSR2:PGMEND = 1).			
writing	Vriting ''1'       Enables the interrupt request upon completion of Flash memory programming (FSR2:PGMEND = 1).			

#### [bit6] PGMEND: PGMEND interrupt request flag bit

This bit indicates the completion of Flash memory programming.

The PGMEND bit is set to "1" upon completion of the Flash memory automatic algorithm.

An interrupt request is generated when the PGMEND bit is set to "1", provided that generating an interrupt request upon completion of Flash memory programming has been enabled (FSR2:PEIEN = 1).

When the PGMEND bit is set to "0" after Flash memory programming is completed, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

When Flash memory programming fails (FSR3:HANG = 1), the PGMEND bit is cleared to "0".

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit6	Details
Reading ''0''	Indicates that the device is in the command input wait state or Flash memory programming is in progress.
Reading "1"	Indicates that Flash memory programming has been completed.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit5] PTIEN: PGMTO interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the failure of Flash memory programming.

bit5	Details
Writing "0"	Disables the interrupt request upon failure of Flash memory programming (FSR2:PGMTO = 1).
Writing "1"	Enables the interrupt request upon failure of Flash memory programming (FSR2:PGMTO = 1).

#### [bit4] PGMTO: PGMTO interrupt request flag bit

This bit indicates that Flash memory programming has failed.

When Flash memory programming fails, the PGMTO bit is set to "1" upon completion of the Flash memory automatic algorithm. Afterward, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

An interrupt request is generated when the PGMTO bit is set to "1", provided that generating an interrupt request upon failure of Flash memory programming has been enabled (FSR2:PTIEN = 1).

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading ''0''	Indicates that the device is in the command input wait state or Flash memory programming is in progress.
Reading "1"	Indicates that Flash memory programming has failed.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit3] EEIEN: ERSEND interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the completion of Flash memory sector erase.

bit3	Details				
Writing "0" Disables the interrupt request upon completion of Flash memory sector erase (FSR2:ERSEND = 1).					
Writing ''I''	Enables the interrupt request upon completion of Flash memory sector erase (FSR2:ERSEND = 1).				

#### [bit2] ERSEND: ERSEND interrupt request flag bit

This bit indicates the completion of Flash memory sector erase.

The ERSEND bit is set to "1" upon completion of the Flash memory automatic algorithm.

An interrupt request is generated when the ERSEND bit is set to "1", provided that generating an interrupt request upon completion of Flash memory sector erase has been enabled (FSR2:EEIEN = 1).

When the ERSEND bit is set to "0" after Flash memory sector erase is completed, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

When Flash memory sector erase fails (FSR3:HANG = 1), the ERSEND bit is cleared to "0".

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit2	Details
Reading "0"	Indicates that the device is in the command input wait state or Flash memory erase is in progress.
Reading "1"	Indicates that Flash memory sector erase has been completed.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

#### [bit1] ETIEN: ERSTO interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the failure of Flash memory sector erase.

bit1	Details
Writing ''0''	Disables the interrupt request upon failure of Flash memory sector erase (FSR2:ERSTO = 1).
Writing "1"	Enables the interrupt request upon failure of Flash memory sector erase (FSR2:ERSTO = 1).

#### [bit0] ERSTO: ERSTO interrupt request flag bit

This bit indicates that Flash memory sector erase has failed.

When Flash memory sector erase fails, the ERSTO bit is set to "1" upon completion of the Flash memory automatic algorithm. Afterward, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

An interrupt request is generated when the ERSTO bit is set to "1", provided that generating an interrupt request upon failure of Flash memory sector erase has been enabled (FSR2:ETIEN = 1).

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit0	Details
Reading ''0''	Indicates that the device is in the command input wait state or Flash memory erase is in progress.
Reading "1"	Indicates that Flash memory sector erase has failed.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

# 25.8.2 Flash Memory Status Register (FSR)

### This section describes the Flash memory status register (FSR).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	—	—	RDYIRQ	RDY	Reserved	IRQEN	WRE	SSEN
Attribute	—	—	R/W	R	W	R/W	R/W	R/W
Initial value	0	0	0	Х	0	0	0	0

### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit5] RDYIRQ: Flash memory operation flag bit

This bit indicates the operating state of the Flash memory.

After the Flash memory programming/erasing is completed, the RDYIRQ bit is set to "1" at the point when the automatic algorithm of the Flash memory ends.

With the interrupt triggered by the completion of Flash memory programming/erasing having been enabled (FSR:IRQEN = 1), if the RDYIRQ bit is set to "1", an interrupt request occurs.

After Flash memory programming/erasing is completed, if the RDYIRQ bit has already been set to "0", further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit5	Details				
Reading "0"	Indicates that Flash memory programming/erasing is in progress.				
Reading "1"	dicates that Flash memory programming/erasing has been completed.				
Writing ''0''	Clears this bit.				
Writing "1"	Has no effect on operation.				

[bit4] RDY: Flash memory program/erase status bit

This bit indicates the program/erase status of the Flash memory.

When the RDY bit is "0", programming data into and erasing data from the Flash memory are disabled.

The read/reset command/sector erase suspend command can still be accepted when the RDY bit is "0". When programming or erasing ends, the RDY bit is set to "1".

After a program/erase command is issued, there is a delay of two machine clock (MCLK) cycles before the RDY bit becomes "0". After the issue of a program/erase command, wait for those two machine clock cycles to elapse (e.g. inserting NOP twice) before reading this bit.

bit4	Details
Reading "0"	Indicates that data is being programmed/erased. (Programming/erasing next data is disabled.)
Reading "1"	Indicates that data has been programmed/erased. (Programming/erasing next data is enabled.)

[bit3] Reserved bit

Always set this bit to "0".

[bit2] IRQEN: Flash memory program/erase interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the completion of Flash memory programming/erasing.

bit2	Details
Writing ''0''	Disables generating an interrupt upon completion of Flash memory programming/erasing.
Writing "1"	Enables generating an interrupt upon completion of Flash memory programming/erasing.

[bit1] WRE: Flash memory program/erase enable bit

This bit enables or disables the programming/erasing of data into/from the Flash memory area.

Set the WRE bit before invoking a Flash memory program/erase command.

Writing "0" to this bit disables generating program/erase signals even when a program/erase command is input.

Writing "1" to this bit enables programming/erasing Flash memory data after a program/erase command is input.

When not programming data into or erasing data from the Flash memory, set the WRE bit to "0" in order to prevent data from being accidentally written into or erased from the Flash memory.

To program data to the Flash memory, set FSR:WRE to "1" to enable programming data to the Flash memory, and set the flash memory sector write control register 0 (SWRE0) according to the Flash memory sector into which data is to be written. When Flash memory programming is disabled (FSR:WRE = 0), no write access to a sector in the Flash memory can be executed even though it has been enabled by setting a bit corresponding to that sector in the Flash memory sector write control register 0 (SWRE0) to "1".

bit1	Details
Writing "0"	Disables Flash memory area programming/erasing.
Writing "1"	Enables Flash memory area programming/erasing.

[bit0] SSEN: Sector swap enable bit

This bit is used to swap part of SA2 in the upper bank, at which interrupt vectors are kept, for SA1 in the lower bank.

bit0	Details
Writing "0"	Maps SA1 to 0x1800-0x1FFF, and the 2 Kbyte address area of SA2 to 0xF800-0xFFFF.
Writing "1"	Maps the 2 Kbyte address area of SA2 to 0x1800-0x1FFF, and SA1 to 0xF800-0xFFFF.

#### MB95F632H/F632K MB95F633H/F633K CPU address CPU address 0x1000 0x1000 bank ower bank SA0: 2 Kbyte SA0: 2 Kbyte SA0: 2 Kbyte SA0: 2 Kbyte 0x17FF 0x17FF 0x1800 ower 0x1800 SA1:2 Kbyte SA2: 2 Kbyte SA2: 2 Kbyte SA1: 2 Kbyte 1 1 7 0x1FFF 0x1FFF 0x2000 0x2000 I I ۱ ١ 1 ۱ 1 1 1 ١ 1 0x7FFF 0x7FFF ١ 1 ١ 1 0x8000 0x8000 11 11 ۷ V 0xDFFF Λ Λ bank 0xE000 bank 11 11 I ۱ 1 ۱ Upper Upper SA2: 6 Kbyte ۱ 1 ۱ I 0xEFFF SA2: 8 Kbyte 0xF000 ۱ 1 ۱ 1 SA2: 2 Kbyte SA2: 4 Kbyte 0xF7FF 0xF7FF 1 ۱ 1 ١ Interrupt 0xF800 0xF800 SA1: 2 Kbyte SA1: 2 Kbyte -vector 0xFFFF 0xFFFF FSR:SSEN=0 FSR:SSEN=1 FSR:SSEN=0 FSR:SSEN=1 MB95F634H/F634K MB95F636H/F636K CPU address CPU address 0x1000 0x1000 bank bank SA0: 2 Kbyte SA0: 2 Kbyte SA0: 2 Kbyte SA0: 2 Kbyte 0x17FF 0x17FF ower Lower 0x1800 0x1800 SA1: 2 Kbyte SA2: 2 Kbyte SA1: 2 Kbyte SA2: 2 Kbyte 1 1 7 0x1FFF 0x1FFF 0x2000 0x2000 1 1 ۱ ۱ 1 ١ 1 ١ 1 ١ 1 ١ 0x7FFF 0x7FFF ۱ ۱ I 0x8000 0x8000 11 11 0xBFFF V ٧ 0xC000 Λ Λ · bank Jpper bank SA2: 30 Kbyte 11 11 I SA2: 32 Kbyte ۱ ۱ I Upper SA2: 14 Kbyte 1 ١ I ۱ SA2:16 Kbyte 1 ١ 1 ١ 0xF7FF 0xF7FF 1 ١ 1 ١ Interrupt 0xF800 0xF800 SA1:2 Kbyte SA1: 2 Kbyte vector 0xFFFF 0xFFFF FSR:SSEN=0 FSR:SSEN=1 FSR:SSEN=0 FSR:SSEN=1



MB95630H Series

# 25.8.3 Flash Memory Sector Write Control Register 0 (SWRE0)

The flash memory sector write control register 0 (SWRE0) is installed in the Flash memory interface and used to set the function of protecting the Flash memory against spurious writes.

The flash memory sector write control register 0 (SWRE0) has bits for enabling/disabling programming data into individual sectors (SA0 to SA2). The initial value of each bit is "0", meaning programming data is disabled. Writing "1" to a bit in SWRE0 enables programming data into the sector corresponding to that bit. Writing "0" to a bit in SWRE0 prevents data from being accidentally written into the sector corresponding to that bit afterward, data cannot be programmed into the sector corresponding to that bit. To re-program the data, execute a reset operation.

Only write data to SWRE0 by the byte. Setting the bits in SWRE0 using the bit manipulation instruction is prohibited.

### Register Configuration

MB95630H Series

bit	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Reserved	Reserved	Reserved	SA2E	SA1E	SA0E
Attribute	W	W	W	W	W	R/W	R/W	R/W
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7:3] Reserved bits Always set these bits to "0".

#### [bit2:0] SA2E, SA1E, SA0E: Programming function setup bits

These bits are used to set the function of preventing data from being accidentally written into a sector of the Flash memory. Writing "1" to a bit in SWRE0 enables programming data into the sector corresponding to that bit. Writing "0" to a bit in SWRE0 prevents data from being accidentally written into the sector corresponding to that bit. In addition, a reset initializes this bit to "0" (programming disabled).

Table of programming function setup bits and their corresponding Flash memory sectors		
Bit name	Corresponding sector in Flash memory	
SA2E	SA2	
SA1E	SA1	
SA0E	SA0	


# CHAPTER 25 DUAL OPERATION FLASH MEMORY 25.8 Registers

# **MB95630H Series**

Settings of SAxE (x = 0, 1 or 2) and their respective programming functions:

- Program-disabled (SAxE = 0): With "0" not written to the SAxE bit in the flash memory sector write control register 0 (SWRE0), programming data to a sector can be enabled by setting the SAxE bit corresponding to that sector to "1". (This is the state after a reset).
- Program-enabled (SAxE = 1): Data can be written to a sector corresponding to the SAxE bit.
- Spurious programming prevention (SAxE = 0) With "0" written to the SAxE bit in the flash memory sector write control register 0 (SWRE0), programming data to a sector cannot be enabled even though the SAxE bit corresponding to that sector is set to "1".

#### Figure 25.8-2 Examples of Flash Memory Program-disabled, Program-enabled, and Spurious Programming Prevention States Depending on Flash Memory Sector Write Control Register 0 (SWRE0)



### Note on Setting SWRE0 Register

To program data to or erase data from SA0 (0x1000 to 0x17FF) or SA1 (0x1800 to 0x1FFF) of the Flash memory when FSR:SSEN is "0", set both SA0E and SA1E in the SWRE0 register to "1" first.

To program data to or erase data when FSR:SSEN is "1", set SA0E, SA1E and SA2E in the SWRE0 register to "1" first.

For details of the sector map of the Flash memory, see Figure 25.2-1 and Figure 25.8-1.

# 25.8.4 Flash Memory Status Register 3 (FSR3)

### This section describes the flash memory status register 3 (FSR3).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	-	_	_	CERS	ESPS	SERS	PGMS	HANG
Attribute	-	_	_	R	R	R	R	R
Initial value	0	0	0	Х	Х	Х	Х	Х

### Register Functions

[bit7:5] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit4] CERS: Flash memory chip erase status bit

This bit indicates the chip erase status of the Flash memory.

bit4	Details
Reading "0"	Indicates that Flash memory chip erase has been completed.
Reading "1"	Indicates that Flash memory chip erase is in progress.

#### [bit3] ESPS: Flash memory sector erase suspend status bit

This bit indicates the sector erase suspend of the Flash memory.

bit3	Details
Reading "0"	Indicates that Flash memory sector erase suspend has been completed.
Reading "1"	Indicates that Flash memory sector erase suspend is in progress.

[bit2] SERS: Flash memory sector erase status bit

This bit indicates the sector erase status of the Flash memory.

bit2	Details
Reading "0"	Indicates that Flash memory sector erase has been completed.
Reading "1"	Indicates that Flash memory sector erase is in progress.

#### [bit1] PGMS: Flash memory program status bit

This bit indicates the program status of the Flash memory.

The PGMS bit will never be asserted under the condition that the machine clock (MCLK) cycle is longer than 1 µs. Use this bit with the machine clock (MCLK) cycle shorter than 1 s.

bit1	Details
Reading "0"	Indicates that Flash memory program has been completed.
Reading "1"	Indicates that Flash memory program is in progress.

#### [bit0] HANG: Flash memory hang up status bit

This bit indicates whether the Flash memory has malfunctioned or not.

bit0	Details
Reading "0"	Indicates that no malfunction of command input has occurred so far.
Reading "1"	Indicates that a malfunction of command input has occurred.

# 25.8.5 Flash Memory Status Register 4 (FSR4)

### This section describes of the flash memory status register 4 (FSR4).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	_	CEREND	CTIEN	CERTO	_	_	_	—
Attribute	—	R/W	R/W	R/W	_	_	—	—
Initial value	0	0	0	0	0	0	0	0

### Register Functions

[bit7] Undefined bit

The read value of this bit is always "0". Writing a value to this bit has no effect on operation.

#### [bit6] CEREND: CEREND interrupt request flag bit

This bit indicates the completion of Flash memory chip erase.

The CEREND bit is set to "1" upon completion of the Flash memory automatic algorithm.

When the CEREND bit is set to "0" after Flash memory chip erase is completed, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

When Flash memory chip erase fails (FSR3:HANG = 1), this bit is cleared to "0".

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit6	Details			
Reading ''0''	Indicates that the device is in the command input wait state or Flash memory chip erase is in progress.			
Reading "1"	'1'' Indicates that Flash memory chip erase has been completed.			
Writing "0" Clears this bit.				
Writing "1" Has no effect on operation.				

#### [bit5] CTIEN: CERTO interrupt enable bit

This bit enables or disables the generation of interrupt requests triggered by the failure of Flash memory chip erase.

bit5	Details
Writing ''0''	Disables the interrupt request upon failure of Flash memory chip erase (FSR4:CERTO = 1).
Writing "1"	Enables the interrupt request upon failure of Flash memory chip erase (FSR4:CERTO = 1).

#### [bit4] CERTO: CERTO interrupt request flag bit

This bit indicates that Flash memory chip erase has failed.

When Flash memory chip erase fails, the CERTO bit is set to "1" upon completion of the Flash memory automatic algorithm.

An interrupt request is generated when the CERTO bit is set to "1", provided that generating an interrupt request upon failure of Flash memory chip erase has been enabled (FSR4:CTIEN = 1).

When the CERTO bit is set to "1" after Flash memory chip erase is completed, further Flash memory programming/erasing is disabled. Writing a reset command can make the Flash memory return to the normal command state.

Writing "0" to this bit clears it.

Writing "1" to this bit has no effect on operation.


When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading ''0''	Indicates that the device is in the command input wait state or Flash memory chip erase is in progress.
Reading "1"	Indicates that Flash memory chip erase has failed.
Writing "0"	Clears this bit.
Writing "1"	Has no effect on operation.

[bit3:0] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

### Examples of Status of Flash Memory Status Register 2, Flash Memory Status Register 3, Flash Memory Status Register 4 and RDY Bit (FSR:RDY)



### Figure 25.8-4 FSR2:PGMTO when Flash Memory Programming Failed







Figure 25.8-5 FSR2:ERSEND during Flash Memory Sector Erase







#### Figure 25.8-7 FSR2:PGMEND and FSR2:ERSEND when Flash Memory Programming Is in Progress with Flash Memory Sector Erase Suspended




#### Figure 25.8-8 FSR2:PGMTO and FSR2:ERSEND when Flash Memory Programming Failed with Flash Memory Sector Erase Suspended




#### Figure 25.8-9 FSR2:ERSEND when Flash Memory Read Is in Progress with Flash Memory Sector Erase Suspended



#### Figure 25.8-10 FSR2:PGMEND and FSR2:ERSTO when Flash Memory Sector Erase Failed after Sector Erase Has Resumed



#### Figure 25.8-11 FSR4:CERTO when Chip Erase Failed




# CHAPTER 25 DUAL OPERATION FLASH MEMORY 25.8 Registers

Figur	Figure 25.8-12 FSR4:CEREND during Chip Erase						
	Chip erase command	Chip erase end					
FSR:RDY							
FSR3:CERS		P					
FSR3:SERS							
FSR4:CEREND		,					

### ■ Flash Memory Sector Write Control Register 0 (SWRE0) Setup Flow Chart

Set the FSR:WRE bit to "1" to enable Flash memory programming, then enable or disable programming data into a sector by setting the corresponding bit in the SWRE0 register to "1" or "0" respectively.





### ■ Note on Setting (FSR:WRE)

To program data to the Flash memory, set the WRE bit to "1" to enable Flash memory programming and then set the bit in the SWRE0 register corresponding to a sector to which data is to be written. When Flash memory programming is disabled by setting the WRE bit to "0", no write access to a sector in the Flash memory can be executed even though it has been enabled by setting a bit corresponding to that sector in the SWRE0 register to "1".

# 25.9 Notes on Using Dual Operation Flash Memory

### This section provides notes on using the dual operation Flash memory.

### ■ Restriction on Using Toggle Bit Flag (DQ6)

When using the dual-operation Flash memory (The Flash memory write control program is executed on the Flash memory), the toggle bit flag (DQ6) cannot be used to check the operating state of the Flash memory during programming or erasing. Therefore, use the data polling flag (DQ7) to check the internal operating state of the Flash memory after programming data to the Flash memory or erasing data from the Flash memory as shown in the examples in Figure 25.5-1 and Figure 25.5-2.

The restriction above does not apply if the Flash memory write control program is executed on the RAM.

# CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE

This chapter describes the functions and operations of the NVR interface.

- 26.1 Overview
- 26.2 Configuration
- 26.3 Registers
- 26.4 Notes on Main CR Clock Trimming
- 26.5 Notes on Using NVR Interface

# 26.1 Overview

The NVR (Non-Volatile Register) area is a reserved area in the Flash that stores system information and option settings. After a reset, data in the NVR Flash area will be fetched and stored in registers in the NVR I/O area. In the MB95630H Series, the NVR interface is used to store the following data:

- Coarse trimming value for main CR Clock (5 bits)
- Fine trimming value for main CR Clock (5 bits)
- Watchdog timer selection ID (16 bits)
- Temperature dependent adjustment value for main CR clock (5 bits)

### Functions of NVR Interface

Functions of the NVR interface are as follows:

- 1. The NVR interface retrieves all data from the NVR Flash area and stores it in the registers in the NVR I/O area after a reset. See Figure 26.1-1 and Figure 26.2-1.
- 2. The NVR interface enables the user to know the value of the initial CR trimming setting.
- 3. The NVR interface enables the user to select the hardware watchdog timer or software watchdog timer by modifying the 16-bit watchdog timer selection ID. The watchdog timer selection ID cannot be modified while the CPU is running.

Figure 26.1-1 shows the retrieval of NVR during a reset.





Figure 26.1-1 Retrieval of NVR during Reset

# 26.2 Configuration

The NVR interface consists of the following blocks:

- Trimming of Main CR Clock (CRTH and CRTL)
- Watchdog Timer Selection ID (WDTH and WDTL)
- Main CR Temperature Dependent Adjustment (CRTDA)

### Block Diagram of NVR Interface



#### Figure 26.2-1 Block Diagram of NVR Interface

# 26.3 Registers

### This section lists the registers of the NVR interface.

### Table 26.3-1 List of NVR Interface Registers

Register abbreviation	Register name	Reference
CRTH	Main CR clock trimming register (upper)	26.3.1
CRTL	Main CR clock trimming register (lower)	26.3.2
CRTDA	Main CR clock temperature dependent adjustment register	26.3.3
WDTH	Watchdog timer selection ID register (upper)	26.3.4
WDTL	Watchdog timer selection ID register (lower)	26.3.4

# 26.3.1 Main CR Clock Trimming Register (Upper) (CRTH)

### This section describes the main CR clock trimming register (upper) (CRTH).

### Register Configuration

MB95630H Series

bit	7	6	5	4	3	2	1	0
Field		_	_	CRTH4	CRTH3	CRTH2	CRTH1	CRTH0
Attribute	-	_	_	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	Х	Х	Х	Х	Х

### Register Functions

[bit7:5] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit4:0] CRTH[4:0]: Main CR clock coarse trimming bits

The settings of these bits are loaded from the Flash address 0xFFBC (bit4:0) after a reset. Their initial values are determined by the pre-loaded values in the NVR Flash area.

Coarse trimming modifies the main CR clock frequency with a bigger step. Increasing the coarse trimming value decreases the main CR clock frequency.

bit4:0	Details
Writing ''00000''	Highest main CR clock frequency
:	:
Writing ''11111''	Lowest main CR clock frequency

See "26.4 Notes on Main CR Clock Trimming" and "26.5 Notes on Using NVR Interface" for details of main CR clock trimming and notes on changing the main CR clock values respectively.

# 26.3.2 Main CR Clock Trimming Register (Lower) (CRTL)

### This section describes the main CR clock trimming register (lower) (CRTL).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field			-	CRTL4	CRTL3	CRTL2	CRTL1	CRTL0
Attribute	-	_	_	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	Х	Х	Х	Х	Х

### Register Functions

[bit7:5] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit4:0] CRTL[4:0]: Main CR clock fine trimming bits

The settings of these bits are loaded from the Flash address 0xFFBD (bit4:0) after a reset. Their initial values are determined by the pre-loaded values in the NVR Flash area.

Fine trimming modifies the main CR clock frequency with a smaller step. Increasing the fine trimming value decreases the main CR clock frequency.

bit4:0	Details
Writing ''00000''	Highest main CR clock frequency
:	:
Writing ''11111''	Lowest main CR clock frequency

See "26.4 Notes on Main CR Clock Trimming" and "26.5 Notes on Using NVR Interface" for details of main CR clock trimming and notes on changing the main CR clock values respectively.

# 26.3.3 Main CR Clock Temperature Dependent Adjustment Register (CRTDA)

This section describes the main CR clock temperature dependent adjustment register (CRTDA).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	-	_	_	CRTDA4	CRTDA3	CRTDA2	CRTDA1	CRTDA0
Attribute	-	_	_	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	Х	Х	Х	Х	Х

### Register Functions

[bit7:5] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

#### [bit4:0] CRTDA[4:0]: Main CR clock temperature dependent adjustment bits

These bits are loaded from the Flash address 0xFFBB (bit4:0) after a reset. Their initial values are determined by the pre-load values in the NVR Flash area.

Temperature dependent adjustment maintains the accuracy of the main CR output frequency within a temperature range. It works in combination with the coarse trimming settings in the CRTH register and the fine trimming settings in the CRTL register. In addition, increasing the value of the CRTDA register decreases the main CR clock frequency

bit4:0	Details
Writing ''00000''	Highest main CR clock frequency
:	:
Writing "11111"	Lowest main CR clock frequency

See "26.4 Notes on Main CR Clock Trimming" and "26.5 Notes on Using NVR Interface" for details of main CR clock trimming and notes on changing the main CR clock values respectively.

# 26.3.4 Watchdog Timer Selection ID Register (Upper/Lower) (WDTH/WDTL)

This section describes the watchdog timer selection ID register (upper/lower) (WDTH/WDTL).

### Register Configuration

WDTH								
bit	7	6	5	4	3	2	1	0
Field	WDTH7	WDTH6	WDTH5	WDTH4	WDTH3	WDTH2	WDTH1	WDTH0
Attribute	R/W							
Initial value	Х	Х	Х	Х	Х	Х	Х	х
-								

WDTL								
bit	7	6	5	4	3	2	1	0
Field	WDTL7	WDTL6	WDTL5	WDTL4	WDTL3	WDTL2	WDTL1	WDTL0
Attribute	R/W							
Initial value	Х	Х	Х	Х	Х	Х	Х	Х

### Functions of WDTH Register

[bit7:0] WDTH[7:0]: Watchdog timer selection ID (upper) bits

These bits are loaded from the Flash address 0xFFBE (bit7:0) after a reset. The initial values are determined by the pre-loaded values in the NVR Flash area.

These bits cannot be modified while the CPU is running.

See Table 26.3-2 for watchdog timer selection.

See "26.5 Notes on Using NVR Interface" for notes on writing NVR values.

### Functions of WDTL Register

[bit7:0] WDTL[7:0]: Watchdog timer selection ID (lower) bits

These bits are loaded from the Flash address 0xFFBF (bit7:0) after a reset. The initial values are determined by the pre-loaded values in the NVR Flash area.

These bits cannot be modified while the CPU is running.

See Table 26.3-2 for watchdog timer selection.

See "26.5 Notes on Using NVR Interface" for notes on writing NVR values.

Table 26.3-2 Watchdog Timer Selection ID

WDTH[7:0], WDTL[7:0]	Function
0xA596	The hardware watchdog timer is disabled; the software watchdog timer is enabled.
0xA597	The hardware watchdog timer is enabled; the software watchdog timer is disabled. The hardware watchdog timer can be stopped in all standby modes (stop mode, sleep mode, time-base timer mode and watch mode).
	The hardware watchdog timer is enabled; the software watchdog timer is disabled. The hardware watchdog timer keeps operating in all standby modes (stop mode, sleep mode, time-base timer mode and watch mode).

# 26.4 Notes on Main CR Clock Trimming

### This section provides notes on main CR clock trimming.

After a hardware reset, the 10-bit main CR clock trimming value and the 5-bit temperature dependent adjustment value will be loaded from the NVR Flash area to registers in the NVR I/O area.

Table 26.4-1 shows the step size of main CR clock trimming.

#### Table 26.4-1 Step Size of Main CR Clock Trimming

Function	Coarse trimming value CRTH[4:0]	Fine trimming value CRTL[4:0]		
To achieve the minimum frequency	0b11111	0b11111		
To achieve the maximum frequency	0Ь00000	0b00000		
Step Size	220 kHz to 300 kHz	14 kHz to 20 kHz		

The relationship between main CR clock frequency and trimming step size is shown in the diagram below.




Figure 26.4-1 Relationship between Main CR Clock Frequency and Trimming Step Size (with CRTDA[4:0] = 0b10000)

# 26.5 Notes on Using NVR Interface

### This section provides notes on using the NVR interface.

### ■ Note on Changing Main CR Frequency

Please note that the NVR interface does not program a modified value to the NVR Flash area. To modify the CRTH, CRTL and CRTDA registers, program their new values to the NVR Flash with the Flash writer.

#### Note on Flash Erase and Trimming Value

1. A Flash erase operation will erase all NVR data.

The Flash writer carries out the following procedure to keep original system settings.

- (1) Make a backup of data in CRTH:CRTH[4:0], CRTL:CRTL[4:0] and CRTDA:CRTDA[4:0].
- (2) Erase the Flash.
- (3) Restore all data in CRTH:CRTH[4:0], CRTL:CRTL[4:0] and CRTDA:CRTDA[4:0] to the NVR Flash area.

If there is new data in CRTH:CRTH[4:0], CRTL:CRTL[4:0] and CRTDA:CRTDA[4:0], the Flash writer will program the new data to the NVR Flash area.

- 2. The trimming value has been preset before this device is shipped. If the preset trimming value is modified after the device has been shipped, Fujitsu Semiconductor does not warrant proper operation of the device with respect to use based on the modified trimming value.
- 3. If the Flash operation is performed by the user program code, the original trimming data should also be restored to the NVR Flash area by the user program code. Otherwise, the trimming value, which has been preset before this device is shipped, is erased by the Flash erase operation.

# CHAPTER 27 COMPARATOR

This chapter describes the functions and operations of the comparator.

- 27.1 Overview
- 27.2 Configuration
- 27.3 Pins
- 27.4 Interrupt
- 27.5 Operations and Setting Procedure Example
- 27.6 Register

# 27.1 Overview

The comparator monitors the two analog input voltages, and automatically generates an interrupt upon detection of a change in the edge of comparator output.

### Function of Comparator


The function of the comparator is to monitor the two analog input voltages and compare them. Using the voltage of the non-inverting analog input (positive input) as a reference voltage, the comparator outputs "H" if the voltage of the inverting analog input voltage (negative input) is lower than the reference voltage; otherwise, it outputs "L". In addition, upon detection of a rising edge or falling edge of the comparator output, the comparator outputs a corresponding interrupt.

# 27.2 Configuration

The comparator module consists of the following blocks:

- Comparator
- Edge detection circuit
- Comparator control register

### Block Diagram of Comparator



#### Figure 27.2-1 Block Diagram of Comparator

### • Comparator

The comparator monitors the voltages of two external analog inputs and compares them. Using the voltage of the non-inverting analog input (positive input) as a reference voltage, the comparator outputs "H" if the voltage of the inverting analog input (negative input) is lower than the reference voltage; otherwise, it outputs "L".

#### • Edge detection circuit

Except in stop mode, watch mode or time-base timer mode, upon detection of a rising edge or falling edge of comparator output, the edge detection circuit automatically raises an interrupt flag (CMR0C:IF).

#### • Comparator control register (CMR0C)

This register has the following functions:

- To power up or power down the comparator (CMR0C:PD)
- To enable or disable comparator output (CMR0C:VCOE)
- To enable or disable comparator analog input (CMR0C:VCID)

Except in stop mode, watch mode or time-base timer mode, if CMR0C:IE has been set to "1", upon detection of a rising edge or falling edge of comparator output, the comparator generates an interrupt request and the interrupt flag bit (CMR0C:IF) is automatically set to "1" at the same time.

The output status of a comparator can be read through the OS bit in the comparator control register (CMR0C).

### 27.3 Pins

### This section describes the pins of the comparator.

### ■ Pins of Comparator

Table 27.3-1 shows details of the pins of the comparator.

#### Table 27.3-1 Pins of Comparator

Pin name	Pin function
CMPn_P	Comparator non-inverting analog input (positive input)
CMPn_N	Comparator inverting analog input (negative input)
CMPn_O	Comparator digital output

### 27.4 Interrupt

The voltage generator generates an interrupt called output edge detection interrupt. An interrupt request number and an interrupt vector are assigned to the interrupt.

### Output Edge Detection Interrupt

Table 27.4-1 shows details of the output edge detection interrupt.

#### Table 27.4-1 Details of Output Edge Detection Interrupt

Item	Details
Interrupt generating condition	An output rising edge or output falling edge occurs.
Interrupt flag	CMR0C:IF
Interrupt enable bit	CMR0C:IE

#### Note:

In stop mode, watch mode or time-base timer mode, the edge detection circuit stops operating, and the output edge detection interrupt flag bit (IF) in the comparator control register (CMR0C) will not be updated even if the comparator has been turned on.

### 27.5 **Operations and Setting Procedure Example**

## The comparator can be activated by the software according to the setting of the PD bit in the CMR0C register.

### Software Activation of Comparator

The settings shown in Figure 27.5-1 are required for activating the comparator using the software.

	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
CMR0C	_	_	OS	IF	IE	VCID	VCOE	PD
	×	×	О	О	0	0	0	0
O : Bit to be used								
× : Unused bit								
0 : Set to "0"								

Figure 27.5-1 Settings for Activating Comparator

After the comparator is activated as shown above, it has to stabilize before starting to operate.

Note:

Before activating the comparator, set the IE bit in the CMR0C register to "0" in advance in order to avoid any unexpected interrupt generated due to the comparator being unstable at its startup.

### ■ Setting Procedure Example

Below is an example of procedure for setting the comparator:

- Initial settings
  - 1. Disable the comparator interrupt request. (CMR0C:IE = 0)
  - 2. Activate the comparator according to the settings shown in Figure 27.5-1.
  - 3. Wait until the comparator stabilizes.
  - 4. Clear the interrupt flag bit. (CMR0C:IF = 0)
  - 5. Enable the comparator interrupt request (CMR0C:IE = 1), and enable the comparator output (CMR0C:VCOE = 1) if necessary.

### 27.6 Register

### This section describes the register of the comparator.

### Table 27.6-1 List of Comparator Register

Register abbreviation	Register name	Reference
CMR0C	Comparator control register	27.6.1

### 27.6.1 Comparator Control Register (CMR0C)

The comparator control register has the following functions:

- To power up or power down the comparator (CMR0C:PD)
- To enable or disable comparator output (CMR0C:VCOE)
- To enable and disable comparator analog input (CMR0C:VCID)

Except in stop mode, watch mode or time-base timer mode, if CMR0C:IE has been set to "1", upon detection of a rising edge or falling edge of comparator output, the comparator generates an interrupt request and the interrupt flag bit (CMR0C:IF) is automatically set to "1" at the same time.

The output status of the comparator can be read through the OS bit in the comparator control register (CMR0C).

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field		_	OS	IF	IE	VCID	VCOE	PD
Attribute	-	_	R	R/W	R/W	R/W	R/W	R/W
Initial value	0	0	0	0	0	1	0	1

### Register Functions

[bit7:6] Undefined bits

Their read values are always "0". Writing values to these bits has no effect on operation.

[bit5] OS: Output status bit

This bit indicates the output status of the comparator.

bit5	Details
Reading "0"	Indicates that the comparator outputs "L".
Reading "1"	Indicates that the comparator outputs "H".

Note: This bit is not updated in stop mode, watch mode or time-base timer mode. When the PD bit is set to "1" (to power down the comparator), the OS bit becomes "0".

#### [bit4] IF: Output edge detection interrupt flag bit

This bit detects the output rising edge and the output falling edge of the comparator.

With the comparator in operation, this bit is set to "1" if an output rising edge or an output falling edge occurs.

When read by the read-modify-write (RMW) type of instruction, this bit always returns "1".

bit4	Details
Reading "0"	Indicates that no output rising edge/falling edge has occurred.
Reading "1"	Indicates that an output rising edge/falling edge has occurred.
Writing ''0''	Clears this bit.
Writing "1"	Has no effect on operation.

Note: This bit is not be updated in stop mode, watch mode or time-base timer mode.

#### [bit3] IE: Interrupt request enable bit

This bit enables or disables the interrupt request of the comparator.

Writing "0" to this bit disables the interrupt request of the comparator.

Writing "1" to this bit enables the interrupt request of the comparator. With the interrupt request enabled, the comparator generates an interrupt request when detecting an output rising edge or an output falling edge.

bit3	Details
Writing ''0''	Disables the interrupt request of the comparator.
Writing "1"	Enables the interrupt request of the comparator.

[bit2] VCID: Comparator analog input disable bit

This bit enables or disables comparator analog input.

bit2	Details
Writing ''0''	Enables comparator analog input.
Writing "1"	Disables comparator analog input.

Note: When the analog input function is enabled by this bit, the general-purpose I/O port function of the pin possessing the analog input function is disabled.

[bit1] VCOE: Comparator output enable bit This bit enables or disables comparator output.

bit1	Details
Writing "0"	Disables comparator output. The output pin of the comparator is used as general-purpose I/O port.
Writing "1"	Enables comparator output.

[bit0] PD: Comparator power down control bit

This bit powers up or down the comparator.

bit0	Details
Writing ''0''	Powers up the comparator.
Writing "1"	Powers down the comparator.

# CHAPTER 28 SYSTEM CONFIGURATION CONTROLLER

This chapter describes the functions and operations of the system configuration controller (called the "controller" in this chapter).

- 28.1 Overview
- 28.2 Register
- 28.3 Notes on Using Controller

### 28.1 Overview

The controller consists of the system configuration register (SYSC), which is an 8-bit register used to configure the clock and reset system, and to select 8/16-bit PPG ports.

### Functions of SYSC

- Selecting the general purpose I/O port/reset function for the  $PF2/\overline{RST}$  pin
- Enabling/disabling reset output for the  $\overline{RST}$  pin
- Selecting the general purpose I/O port/oscillation function for the PG1/X0A/SNI1 pin and that for the PG2/X1A/SNI2 pin
- Selecting the general purpose I/O port/oscillation function for the PF0/X0 pin and that for the PF1/X1 pin
- Selecting the EC0 input pin as the external count clock input pin for the 8/16-bit composite timer
- Selecting the 8/16-PPG output ports from P10, P11. P13 to P16 and P62 to P67

### MB95630H Series 28.2 Register

### This section describes the register of the controller.

### Table 28.2-1 List of Voltage Comparator Register

Register abbreviation	Register name	Reference
SYSC	System configuration register	28.2.1

### 28.2.1 System Configuration Register (SYSC)

### This section describes the system configuration register.

### Register Configuration

bit	7	6	5	4	3	2	1	0
Field	PGSEL	PFSEL	Reserved	Reserved	EC0SL	PPGSEL	RSTOE	RSTEN
Attribute	R/W	R/W	W	W	R/W	R/W	R/W	R/W
Initial value	1	1	0	0	0	0	1	1

### Register Functions

[bit7] PGSEL: PG1 and PG2 function select bit

This bit selects the function of the PG1 and PG2 pins.

Writing "0" to this bit makes the PG1 and PG2 pins function as subclock oscillation pins. The subclock oscillation is enabled or disabled by the subclock oscillation enable bit (SYCC2:SOSCE).

Writing "1" to this bit makes the PG1 and PG2 pins function as general-purpose I/O ports.

bit7	Details
Writing ''0''	Makes the PG1 and PG2 pins function as subclock oscillation pins.
Writing "1"	Makes the PG1 and PG2 pins function as general-purpose I/O ports.

[bit6] PFSEL: PF0 and PF1 function select bit

This bit selects the function of the PF0 and PF1 pins.

Writing "0" to this bit makes the PF0 and PF1 pins function as main clock oscillation pins. The main clock oscillation is enabled or disabled by the main clock oscillation enable bit (SYCC2:MOSCE). Writing "1" to this bit makes the PF0 and PF1 pins function as general-purpose I/O ports.

bit6	Details
Writing ''0''	Makes the PF0 and PF1 pins function as main clock oscillation pins.
Writing "1"	Makes the PF0 and PF1 pins function as general-purpose I/O ports.

[bit5:4] Reserved bits

Always set these bits to "0".

#### [bit3] EC0SL: EC0 clock select bit

This bit selects the external count clock input pin (EC0) for the 8/16-bit composite timer. (Before using the EC0 input function, enable the external count clock input of the 8/16-bit composite timer. See "CHAPTER 11 8/16-BIT COMPOSITE TIMER" for details.)

bit3	Details
Writing "0"	Selects P12/EC0 pin as the external count clock input pin.
Writing "1"	Selects P04/EC0 pin as the external count clock input pin.

#### CHAPTER 28 SYSTEM CONFIGURATION CONTROLLER 28.2 Register

### MB95630H Series

[bit2] PPGSEL: 8/16-bit PPG output pins select bit This bit selects the 8/16-bit PPG output pins.

bit2	Details
Writing ''0''	Selects P10, P11, and P13 to P16 as 8/16-bit PPG output pins.
Writing "1"	Selects P62 to P67 as 8/16-bit PPG output pins.

### Relation between PPG channels and pins

PPG channel	PPGSEL = 0	PPGSEL = 1
ch. 0	P13, P14	P62, P63
ch. 1	P10, P11	P64, P65
ch. 2	P15, P16	P66, P67

#### [bit1] RSTOE: Reset output enable/disable bit

This bit enables or disable the reset output function of the  $PF2/\overline{RST}$  pin with the reset input function enabled. When the reset input function is disabled (SYSC:RSTEN = 0), the reset output function is disabled regardless of the setting of this bit.

See the PF2 function select bit (SYSC:RSTEN) for details of selecting the reset input function.

bit1	Details
Writing ''0''	Disables the reset output function of the PF2/RST pin.
Writing "1"	Enables the reset output function of the PF2/RST pin.

#### [bit0] RSTEN: PF2 function select bit

This bit enables or disables the reset input function of the PF2/RST pin. The reset input function is always enabled on MB95F632H/F633H/F634H/F636H regardless of the setting of this bit.

Writing "0" to this bit disables the reset input function of the PF2/RST pin and enables the general-purpose I/O port function.

Writing "1" to this bit enables the reset input function of the  $PF2/\overline{RST}$  pin and disables the general-purpose I/O port function.

Set bit2 in the PDRF register to "1" before modifying this bit.

bit0	Details
Writing ''0''	Selects the general-purpose I/O port function of the PF2/RST pin.
Writing "1"         Selects the reset output function of the PF2/RST pin.	

#### Note:

To keep the reset input/output function after the reset, SYSC:RSTEN and SYSC:RSTOE are initialized to "1" after the power is switched on. They are not initialized by any other type of reset.

When the reset input/output functions have to be used in a system, it is strongly recommended that SYSC:RSTEN be initialized to "1" in the initialize program routine after a reset for stable operation. With the reset input/output functions having been enabled, all types of reset, including the watchdog reset, can be used.

### 28.3 Notes on Using Controller

### This section provides notes on using the controller.

### ■ Notes on Using Controller

- Setting PPGSEL to "0" when using the multi-pulse generator (MPG)
  - While the MPG is in use, P62 to P67 are being used as MPG output ports. In this situation, if it is necessary to use the PPG function, set the PPGSEL bit to "0" to switch the PPG output pins to P10, P11, and P13 to P16 pins.

## **APPENDIX**

This section provides an overview of instructions.

A.1	Addressing
A.2	Special Instruction
A.3	Bit Manipulation Instructions (SETB, CLRB)
A.4	F <sup>2</sup> MC-8FX Instructions
A.5	Instruction Map

### APPENDIX A Instruction Overview

### This section explains the instructions used in $F^{2}MC-8FX$ .

### ■ Instruction Overview of F<sup>2</sup>MC-8FX

In the  $F^2MC-8FX$ , there are 140 kinds of one byte instructions (256 bytes on the map), and the instruction code is composed of the instruction and the operand following it.

Figure A-1 shows the correspondence of the instruction code and the instruction map.




Figure A-1 Instruction Code and Instruction Map

- The instruction is classified into following four types; forwarding system, operation system, branch system and others.
- There are various methods of addressing, and ten kinds of addressing can be selected by the selection and the operand specification of the instruction.
- This provides with the bit operation instruction, and can execute the read-modify-write (RMW) type of instruction.
- There is an instruction that directs special operation.

### Meanings of Signs in Instruction Codes

Table A-1 shows the meanings of signs used in explaining instruction codes in APPENDIX A.

### Table A-1 Meanings of Signs in Instruction Codes

Sign	Meanings
dir	Direct address (8-bit length)
off	Offset (8-bit length)
ext	Extended address (16-bit length)
#vct	Vector table number (3-bit length)
#d8	Immediate data (8-bit length)
#d16	Immediate data (16-bit length)
dir:b	Bit direct address (8-bit length: 3-bit length)
rel	Branch relative address (8-bit length)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator (Whether 8- bit length or 16- bit length is decided by the instruction used.)
AH	Upper 8-bit of accumulator (8-bit length)
AL	Lower 8-bit of accumulator (8-bit length)
Т	Temporary accumulator (Whether 8- bit length or 16- bit length is decided by the instruction used.)
TH	Upper 8-bit of temporary accumulator (8-bit length)
TL	Lower 8-bit of temporary accumulator (8-bit length)
IX	Index register (16-bit length)
EP	Extra pointer (16-bit length)
PC	Program counter (16-bit length)
SP	Stack pointer (16-bit length)
PS	Program status (16-bit length)
dr	Either of accumulator or index register (16-bit length)
CCR	Condition code register (8-bit length)
RP	Register bank pointer (5-bit length)
DP	Direct bank pointer (3-bit length)
Ri	General-purpose register (8-bit length, $i = 0$ to 7)
x	This shows that x is immediate data. (Whether 8- bit length or 16- bit length is decided by the instruction used.)
(x)	This shows that contents of x are objects of the access. (Whether 8- bit length or 16- bit length is decided by the instruction used.)
((x))	This shows that the address that contents of x show is an object of the access. (Whether 8- bit length or 16- bit length is decided by the instruction used.)

### Meanings of Items in Instruction Table

Item	Meaning
MNEMONIC	It shows the assembly description of the instruction.
~	It shows the number of cycles of the instruction. One instruction cycle is a machine cycle. Note: The number of cycles of the instruction can be delayed by 1 cycle by the immediately preceding instruction. Moreover, the number of cycles of the instruction might be extended in the access to the I/O area.
#	It shows the number of bytes for the instruction.
Operation	It shows the operations for the instruction.
TL, TH, AH	<ul> <li>They show the change (auto forwarding from A to T) in the content when each TL, TH, and AH instruction is executed. The sign in the column indicates the followings respectively.</li> <li>-: No change</li> <li>dH: upper 8 bits of the data described in operation.</li> <li>AL and AH: the contents become those of the immediately preceding instruction's AL and AH.</li> <li>00: Become 00</li> </ul>
N, Z, V, C	They show the instruction into which the corresponding flag is changed respectively. The sign in the column shows the followings respectively. • -: No change • +: Change • R: Become "0" • S: Become "1"
OP CODE	It shows the code of the instruction. When a pertinent instruction occupies two or more codes, it follows the following description rules. [Example] 48 to 4F: This shows 48, 494F.

### Table A-2 Meanings of Items in Instruction Table

### A.1 Addressing

F<sup>2</sup>MC-8FX has the following ten types of addressing:


- Direct addressing
- Extended addressing
- Bit direct addressing
- Index addressing
- Pointer addressing
- General-purpose register addressing
- Immediate addressing
- Vector addressing
- Relative addressing
- Inherent addressing

### Explanation of Addressing

Direct addressing

This is used when accessing the direct area of "0x0000" to "0x047F" with addressing indicated "dir" in instruction table. In this addressing, when the operand address is "0x00" to "0x7F", it is accessed into "0x0000" to "0x007F. Moreover, when the operand address is "0x80" to "0xFF", the access can be mapped in "0x0080" to "0x047F" by setting of direct bank pointer DP. Figure A.1-1 shows an example.







#### Extended addressing

This is used when the area of the entire 64 Kbyte is accessed by addressing shown "ext" in the instruction table. In this addressing, the first operand specifies one high rank byte of the address and the second operand specifies one subordinate position byte of the address.

Figure A.1-2 shows an example.






#### Bit direct addressing

This is used when accessing the direct area of "0x0000" to "0x047F" in bit unit with addressing indicated "dir:b" in instruction table. In this addressing, when the operand address is "0x00" to "0x7F", it is accessed into "0x0000" to "0x007F". Moreover, when the operand address is "0x80" to "0xFF", the access can be mapped in "0x0080" to "0x047F" by setting of direct bank pointer DP. The position of the bit in the specified address is specified by the values of the instruction code of three subordinate position bits.

Figure A.1-3 shows an example.


#### Figure A.1-3 Example of Bit Direct Addressing



#### • Index addressing


This is used when the area of the entire 64 Kbyte is accessed by addressing shown "@IX+off" in the instruction table. In this addressing, the content of the first operand is sign extended and added to IX (index register) to the resulting address. Figure A.1-4 shows an example.






#### Pointer addressing

This is used when the area of the entire 64 Kbyte is accessed by addressing shown "@EP" in the instruction table. In this addressing, the content of EP (extra pointer) is assumed to be an address. Figure A.1-5 shows an example.






#### • General-purpose register addressing

This is used when accessing the register bank in general-purpose register area with the addressing shown "Ri" in instruction table. In this addressing, fix one high rank byte of the address to "01" and create one subordinate position byte from the contents of RP (register bank pointer) and three subordinate bits of the operation code to access to this address. Figure A.1-6 shows an example.

#### Figure A.1-6 Example of General-purpose Register Addressing



### • Immediate addressing

This is used when immediate data is needed in addressing shown "#d8" in the instruction table. In this addressing, the operand becomes immediate data as it is. The specification of byte/word depends on the operation code. Figure A.1-7 shows an example.



MOV A, <u>#5</u>	<u>6H</u>
	→ A Ox56

### Vector addressing


This is used when branching to the subroutine address registered in the table with the addressing shown "#vct" in the instruction table. In this addressing, information on "#vct" is contained in the operation code, and the address of the table is created using the combinations shown in Table A.1-1.

#vct	Vector table address (jump destination high-ranking address: subordinate address)
0	0xFFC0 : 0xFFC1
1	0xFFC2:0xFFC3
2	0xFFC4 : 0xFFC5
3	0xFFC6 : 0xFFC7
4	0xFFC8 : 0xFFC9
5	0xFFCA : 0xFFCB
6	0xFFCC : 0xFFCD
7	0xFFCE : 0xFFCF

#### Table A.1-1 Vector Table Address Corresponding to "#vct"

Figure A.1-8 shows an example.

#### Figure A.1-8 Example of Vector Addressing



#### Relative addressing

This is used when branching to the area in 128 bytes before and behind PC (program counter) with the addressing shown "rel" in the instruction table. In this addressing, add the content of the operand to PC with the sign and store the result in PC. Figure A.1-9 shows an example.

Figure A.1	-9 Example of Relative Addressing
BNE FEH Old PC 0x9ABC →+	0x9ABC + 0xFFFE >> New PC 0x9ABA

In this example, by jumping to the address where the operation code of BNE is stored, it results in an infinite loop.

#### Inherent addressing

This is used when doing the operation decided by the operation code with the addressing that does not have the operand in the instruction table. In this addressing, the operation depends on each instruction. Figure A.1-10 shows an example.

#### Figure A.1-10 Example of Inherent Addressing

 NOP

 Old PC
 0x9ABC

 →
 New PC
 0x9ABD

### A.2 Special Instruction

This section explains special instructions other than the addressings.

### Special Instruction

#### JMP @A

This instruction is to branch the content of A (accumulator) to PC (program counter) as an address. N pieces of the jump destination is arranged on the table, and one of the contents is selected and transferred to A. N branch processing can be done by executing this instruction.

Figure A.2-1 shows a summary of the instruction.




### • MOVW A, PC

This instruction works as the opposite of "JMP @A". That is, it stores the content of PC to A. When you have executed this instruction in the main routine and set it to call a specific subroutine, you can make sure that the content of A is the specified value in the subroutine. Also, you can identify that the branch is not from the part that cannot be expected, and use it for the reckless driving judgment.

Figure A.2-2 shows a summary of the instruction.

Figure A.2-2 MOVW A, PC



When this instruction is executed, the content of A reaches the same value as the address where the following instruction is stored, rather than the address where operation code of this instruction is stored. Therefore, in Figure A.2-2, the value "0x1234" stored in A corresponds to the address where the following operation code of "MOVW A, PC" is stored.

#### MULU A

This instruction performs an unsigned multiplication of AL (lower 8-bit of the accumulator) and TL (lower 8-bit of the temporary accumulator), and stores the 16-bit result in A. The contents of T (temporary accumulator) do not change. The contents of AH (higher 8-bit of the accumulator) and TH (higher 8-bit of the temporary accumulator) before execution of the instruction are not used for the operation. The instruction does not change the flags, and therefore care must be taken when a branch may occur depending on the result of a multiplication.

Figure A.2-3 shows a summary of the instruction.

	Figure A.2-3 M	ULU A	
(Before ex A 0x56		(After executing) A 0x1860	
T 0x12	234	T 0x1234	

### 

This instruction divides the 16-bit value in T by the unsigned 16-bit value in A, and stores the 16-bit result and the 16-bit remainder in A and T, respectively. When the value in A before execution of instruction is "0", the Z flag becomes "1" to indicate zero-division is executed. The instruction does not change other flags, and therefore care must be taken when a branch may occur depending on the result of a division.

Figure A.2-4 shows a summary of the instruction.

Figure A.2-4 DIVU A

(Before executing)	(After executing)
A 0x1234	A 0x0004
T 0x5678	T 0x0DA8

XCHW A, PC

This instruction swaps the contents of A and PC, resulting in a branch to the address contained in A before execution of the instruction. After the instruction is executed, A becomes the address that follows the address where the operation code of "XCHW A, PC" is stored. This instruction is effective especially when it is used in the main routine to specify a table for use in a subroutine.


Figure A.2-5 shows a summary of the instruction.

Figure	A.2-5	XCHW	A, PC
--------	-------	------	-------

<b>.</b>	· · · · · · · · · · · · · · · · · · ·
	After executing)
A 0x5678 A	0x1235
$PC \ \ Ox1234 \ \longrightarrow \ PC$	0x5678

When this instruction is executed, the content of A reaches the same value as the address where the following instruction is stored, rather than the address where operation code of this instruction is stored. Therefore, in Figure A.2-5, the value "0x1235" stored in A corresponds to the address where the following operation code of "XCHW A, PC" is stored. This is why "0x1235" is stored instead of "0x1234".

Figure A.2-6 shows an assembler language example.



#### Figure A.2-6 Example of Using "XCHW A, PC"

### • CALLV #vct

This instruction is used to branch to a subroutine address stored in the vector table. The instruction saves the return address (contents of PC) in the location at the address contained in SP (stack pointer), and uses vector addressing to cause a branch to the address stored in the vector table. Because CALLV #vct is a 1-byte instruction, the use of this instruction for frequently used subroutines can reduce the entire program size.

Figure A.2-7 shows a summary of the instruction.




Figure A.2-7 Example of Executing CALLV #3

After the CALLV #vct instruction is executed, the contents of PC saved on the stack area are the address of the operation code of the next instruction, rather than the address of the operation code of CALLV #vct. Accordingly, Figure A.2-7 shows that the value saved in the stack (0x1232 and 0x1233) is 0x5679, which is the address of the operation code of the instruction that follows "CALLV vct" (return address).

### Table A.2-1 Vector Table

Vector use	Vector table address							
(call instruction)	Upper	Lower						
CALLV #7	0xFFCE	0xFFCF						
CALLV #6	0xFFCC	0xFFCD						
CALLV #5	0xFFCA	0xFFCB						
CALLV #4	0xFFC8	0xFFC9						
CALLV #3	0xFFC6	0xFFC7						
CALLV #2	0xFFC4	0xFFC5						
CALLV #1	0xFFC2	0xFFC3						
CALLV #0	0xFFC0	0xFFC1						

### A.3 Bit Manipulation Instructions (SETB, CLRB)

Some peripheral function registers include bits that are read differently than usual by a bit manipulation instruction.

### ■ Read-modify-write Operation

By using these bit manipulation instructions, you can set only the specified bit in a register or RAM location to "1" (SETB) or clear to "0" (CLRB). However, as the CPU operates data in 8bit units, the actual operation (read-modify-write operation) involves a sequence of steps: 8-bit data is read, the specified bit is changed, and the data is written back to the location at the original address.

Table A.3-1 shows bus operation for bit manipulation instructions.

Table A.3-1 Bus Operation for Bit Manipulation Instructions

CODE	MNEMONIC	~	Cycle	Address bus	Data bus	RD	WR	RMW
A0 to A7 A8 to AF	CLRB dir:b SETB dir:b	4	1 2 3 4	N+2 dir address dir address N+3	Next instruction Data Data Instruction after next	1 1 0 1	0 0 1 0	1 1 0 0

### Read Destination on the Execution of Bit Manipulation Instructions

For some I/O ports and the interrupt request flag bits, the read destination differs between a normal read operation and a read-modify-write operation.

• I/O ports (during a bit manipulation)

From some I/O ports, an I/O pin value is read during a normal read operation, while a port data register value is read during a bit manipulation. This prevents the other port data register bits from being changed accidentally, regardless of the I/O directions and states of the pins.

• Interrupt request flag bits (during a bit manipulation)

An interrupt request flag bit functions as a flag bit indicating whether an interrupt request exists during a normal read operation, however, "1" is always read from this bit during a bit manipulation. This prevents the flag from being cleared accidentally by writing the value "0" to the interrupt request flag bit when manipulating another bit.

### A.4 F<sup>2</sup>MC-8FX Instructions

### Table A.4-1 to Table A.4-4 show the instructions used by $F^{2}MC-8FX$ .

### ■ Transfer Instructions

Table A.4-1 1	<b>Fransfer Instructions</b>
---------------	------------------------------

No.	М	INEMONIC	~	#	Operation	TL	TH	AH	Ν	Ζ	۷	С	OPCODE
1	MOV	dir, A	3		$(dir) \leftarrow (A)$	-	-	-	-	-	-	-	45
2	MOV	@IX + off, A	3	2	$((IX) + off) \leftarrow (A)$	-	-	-	-	-	-	-	46
3	MOV	ext, A	4	3	$(ext) \leftarrow (A)$	-	-	-	-	-	-	-	61
4	MOV	@EP, A	2	1	$((EP)) \leftarrow (A)$	-	-	-	-	-	-	-	47
5	MOV	Ri, A	2	1	$(Ri) \leftarrow (A)$	-	-	-	-	-	-	-	48 to 4F
		,											
6	MOV	A, #d8	2	2	$(A) \leftarrow d8$	AL	-	-	+	+	-	-	04
	MOV	A, dir	3	2	$(A) \leftarrow (dir)$	AL	-	-	+	+	-	-	05
	MOV	A, @IX + off	3	2	$(A) \leftarrow ((IX) + off)$	AL	-	-	+	+	-	-	06
	MOV	A, ext	4	3	$(A) \leftarrow (ext)$	AL	-	-	+	+	-		60
	MOV	A, @A	2	1	$(A) \leftarrow ((A))$	AL	_	-	+	+	-	_	92
10	IVIO V	A, eA	2	1	$(\mathbf{A}) \leftarrow ((\mathbf{A}))$	AL	-	-	т	T	<u> </u>	$\vdash$	92
11	MOV	A @ED	2	1	$(A) \leftarrow ((ED))$	AT			<u> </u>	<u> </u>		┝──┤	07
	MOV	A, @EP	2		$(A) \leftarrow ((EP))$	AL	-	-	+	+		-	07
	MOV	A, Ri	2	1	$(A) \leftarrow (Ri)$	AL	-	-	+	+	-	-	08 to 0F
	MOV	dir, #d8	4		$(dir) \leftarrow d8$	-	-	-	-	-	-	-	85
	MOV	@IX + off, #d8	4		$((IX) + off) \leftarrow d8$	-	-	-	-	-	-	-	86
15	MOV	@EP, #d8	3	2	$((EP)) \leftarrow d8$	-	-	-	-	-	-	-	87
16	MOV	Ri, #d8	3	2	$(Ri) \leftarrow d8$	-	-	-	-	-	-	-	88 to 8F
17	MOVW	dir, A	4	2	$(\operatorname{dir}) \leftarrow (\operatorname{AH}), (\operatorname{dir} + 1) \leftarrow (\operatorname{AL})$	-	-	-	-	-	-	-	D5
18	MOVW	@IX + off, A	4		$((IX) + off) \leftarrow (AH), ((IX) + off + 1) \leftarrow (AL)$	-	-	-	-	-	-	-	D6
	MOVW	ext, A	5		$(\text{ext}) \leftarrow (\text{AH}), (\text{ext} + 1) \leftarrow (\text{AL})$	-	-	-	-	-	-	-	D4
	MOVW	@EP, A	3		$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	-	-	-	-	-	-	-	D7
20		c 11,11	-	-					-			<u> </u>	2,
21	MOVW	EP, A	1	1	$(EP) \leftarrow (A)$				-	<u> </u>		$\vdash$	E3
	MOVW	A, #d16	3		$(A) \leftarrow d16$	AL	- AH	- dH	-			Ē	E4
	MOVW	A, #d10 A, dir			$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$				+	+	-	-	
-			4	2	$(AH) \leftarrow (dIf), (AL) \leftarrow (dIf + 1)$	AL	AH	dH	+	+	-	-	C5
	MOVW	A, @IX + off	4		$(AH) \leftarrow ((IX) + off), (AL) \leftarrow ((IX) + off + 1)$	AL	AH	dH	+	+	-	-	C6
25	MOVW	A, ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	+	+	-	-	C4
		A, @A	3		$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)+1)$		AH	dH	+	+	-	-	93
	MOVW	A, @EP	3	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	+	+	-	-	C7
28	MOVW	A, EP	1	1	$(A) \leftarrow (EP)$	-	-	dH	-	-	-		F3
29	MOVW	EP, #d16	3	3	$(EP) \leftarrow d16$	-	-	-	-	-	-	-	E7
30	MOVW	IX, A	1	1	$(IX) \leftarrow (A)$	-	-	-	-	-	-	-	E2
31	MOVW	A, IX	1	1	$(A) \leftarrow (IX)$	-	-	dH	-	-	-	-	F2
	MOVW	SP, A	1		$(SP) \leftarrow (A)$	-	-	-	-	-	-	-	E1
	MOVW	A, SP	1		$(A) \leftarrow (SP)$	-	-	dH	-	-	-	<u> </u>	F1
	MOVW	@A, T	2		$((A) \leftarrow (T)$	-	-	-	-	-	-	-	82
	MOV	@A, T @A, T	3	1	$((A)) \leftarrow (T)$ $((A)) \leftarrow (TH), ((A)+1) \leftarrow (TL)$	-	-	-	-	-	-	-	82
55	W VOIN	шA, 1	3	1	$((A)) \leftarrow ((II), ((A) + 1) \leftarrow (IL)$	-	-	-	-	<u> </u>	-	-	83
26	MOVIN	IV #416	-				L	<u> </u>	⊢	$\vdash$		<b>⊢</b> '	P/
		IX, #d16	3		$(IX) \leftarrow d16$	-	-	-	-	L - ]		L	E6
	MOVW	A, PS	1	1	$(A) \leftarrow (PS)$	-	-	dH	-	-	-	-	70
	MOVW	PS, A	1	1	$(PS) \leftarrow (A)$	-	-	-	+	+	+	+	71
	MOVW	SP, #d16	3	3	$(SP) \leftarrow d16$	-	1	ł	-	-	-		E5
40	SWAP		1	1	$(AH) \leftarrow \rightarrow (AL)$	-	-	AL	-	-	-	-	10
41	SETB	dir:b	4	2	$(dir): b \leftarrow 1$	-	-	-	-	-	-	-	A8 to AF
42	CLRB	dir:b	4	2	$(dir): b \leftarrow 0$	-	-	-	-	-	-	-	A0 to A7
43	ХСН	A, T	1	1	$(AL) \leftarrow \rightarrow (TL)$	AL	-	-	-	-	-	-	42
	XCHW	Á, T	1	1	$(A) \leftarrow \rightarrow (T)$	AL		dH	-	-	-	-	43
	XCHW	A, EP	1	1	$(A) \longleftrightarrow (EP)$	-	-	dH	-	-	-	-	F7
		,		-						┝──┦	<sup> </sup>	<b>ا</b> لل	17
		A, IX	1	1	$(A) \longleftrightarrow (IX)$	-	-	dH	-	-	-	-	F6
46	X(H)							un					- FO
	XCHW	,	1							- 1			
47	XCHW XCHW MOVW	A, IX A, SP A, PC	1 1 2	1	$ \begin{array}{l} (A) \leftarrow \rightarrow  (SP) \\ (A) \leftarrow  (PC) \end{array} $	-	-	dH dH	-	-	-	-	F5 F0

FUJITSU SEMICONDUCTOR LIMITED

Note:

In automatic transfer to T during byte transfer to A, AL is transferred to TL. If an instruction has plural operands, they are saved in the order indicated by MNEMONIC.

### ■ Arithmetic Operation Instructions

Table A.4-2 Arithmetic Operation Instruction (1/2)

No.	N	INEMONIC	~	#	Operation	TL	ΤH	AH	Ν	Ζ	V	С	OPCODE
1	ADDC	A, Ri	2	1	$(A) \leftarrow (A) + (Ri) + C$	-	-	-	+	+	+	+	28 to 2F
2	ADDC	A, #d8	2		$(A) \leftarrow (A) + d8 + C$	-	-	-	+	+	+	+	24
3	ADDC	A, dir	3		$(A) \leftarrow (A) + (dir) + C$	-	-	-	+	+	+	+	25
4	ADDC	A, @IX + off	3		$(A) \leftarrow (A) + ((IX) + off) + C$	-	-	-	+	+	+	+	26
5	ADDC	A, @EP	2	1	$(A) \leftarrow (A) + ((EP)) + C$	-	-	-	+	+	+	+	27
		,											
6	ADDCW	А	1	1	$(A) \leftarrow (A) + (T) + C$	-	-	dH	+	+	+	+	23
7	ADDC	А	1		$(AL) \leftarrow (AL) + (TL) + C$	-	-	-	+	+	+	+	22
8	SUBC	A, Ri	2		$(A) \leftarrow (A) - (Ri) - C$	-	-	-	+	+	+	+	38 to 3F
9	SUBC	A, #d8	2		$(A) \leftarrow (A) - d8 - C$	-	-	-	+	+	+	+	34
10	SUBC	A, dir	3	2	$(A) \leftarrow (A) - (dir) - C$	-	-	-	+	+	+	+	35
11	SUBC	A, @IX + off	3	2	$(A) \leftarrow (A) - ((IX) + off) - C$	-	-	-	+	+	+	+	36
12	SUBC	A, @EP	2		$(A) \leftarrow (A) - ((EP)) - C$	-	-	-	+	+	+	+	37
13	SUBCW	A	1	1	$(A) \leftarrow (T) - (A) - C$	-	-	dH	+	+	+	+	33
		А	1		$(AL) \leftarrow (TL) - (AL) - C$	-	-	-	+	+	+	+	32
	INC	Ri	3	1	$(Ri) \leftarrow (Ri) + 1$	-	-	-	+	+	+	-	C8 to CF
-			-										
16	INCW	EP	1	1	$(EP) \leftarrow (EP) + 1$	-	-	-	-	-	-	-	C3
	INCW	IX	1	1	$(IX) \leftarrow (IX) + 1$	-	-	-	-	-	-	-	C2
	INCW	A	1		$(A) \leftarrow (A) + 1$	-	-	dH	+	+	-	-	C0
	DEC	Ri	3	1	$(Ri) \leftarrow (Ri) - 1$	-	-	-	+	+	+	-	D8 to DF
	DECW	EP	1	1	$(EP) \leftarrow (EP) - 1$	-	-	-	-	-	-	-	D0 10 D1
20	DECII			-									
21	DECW	IX	1	1	$(IX) \leftarrow (IX) - 1$	-	-	-	-	_	-	-	D2
	DECW	A	1		$(A) \leftarrow (A) - 1$	-	-	dH	+	+	-	-	D2 D0
	MULU	A	8		$(A) \leftarrow (AL) \times (TL)$	-	_	dH	-		-	_	01
	DIVU	A	17		$(A) \leftarrow (T) / (A), \text{ MOD} \rightarrow (T)$	dL	dH	dH	-	+	-	-	11
	ANDW	A	1		$(A) \leftarrow (A) \land (T)$	- uL	-	dH	+	+	R	-	63
23	ANDW	A	1	1	$(A) \leftarrow (A) \land (1)$	-	-	un	+	Ŧ	к	-	03
26	ORW	А	1	1	$(A) \leftarrow (A) \lor (T)$	-		dH	+		R		73
	XORW	A	1	1	$(A) \leftarrow (A) \lor (T)$ $(A) \leftarrow (A) \lor (T)$	-	-	dH	+	++	R	-	53
	CMP	A	1	1	$\frac{(A) \leftarrow (A)}{(TL)} \cdot (AL)$		-	- -					12
	CMPW	A	1	1		-	-		+	+	++	+	12
	RORC	A	1		$(T) \cdot (A)$ $\overrightarrow{C} \rightarrow A \neg$	-	-	-	+	+		+	03
30	KUKU	A	1	1	ightarrow C  ightarrow A	-	-	-	+	+	-	+	03
21	DOLC		1	1									02
	ROLC CMP	A A, #d8	1 2	1	$\Box C \leftarrow A \leq$	-	-	-	+	+	-	+	02
		,		2	(A) - d8	-	-	-	+	+	+	+	
	CMP CMP	A, dir A, @EP	3	2	(A) - (dir)	-	-	-	+	+	+	+	15
	CMP CMP	A, @EP A, @IX + off		1	$(\mathbf{A}) - ((\mathbf{EP}))$	-	-	-	+	+	+	+	17
33	CMP	А, @IX + 0П	3	2	(A) - ((IX) + off)	-	-	-	+	+	+	+	10
26	CMD	4 D:	2	1	$(\mathbf{A})$ $(\mathbf{D})$								10 to 1E
	CMP	A, Ri	2	1	(A) - (Ri)	-	-	-	+	+	+	+	18 to 1F
	DAA		1		decimal adjust for addition	-	-	-	+	+	+	+	84
38	DAS		1	1	decimal adjust for subtraction	-	-	-	+	+	+	+	94
39	XOR	A #10	1	1	$(A) \leftarrow (AL) \forall (TL)$	-	-	-	+	+	R	-	52
40	XOR	A, #d8	2	2	$(A) \leftarrow (AL) \forall d8$	-	-	-	+	+	R	-	54
41	VOD	A 1'		_							F		
	XOR	A, dir	3		$(A) \leftarrow (AL) \forall (dir)$	-	-	-	+	+	R	-	55
	XOR	A, @EP	2	1	$(A) \leftarrow (AL) \forall ((EP))$	-	-	-	+	+	R	-	57
	XOR	A, @IX + off	3	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	-	-	-	+	+	R	-	56
	XOR	A, Ri	2	1	$(A) \leftarrow (AL) \forall (Ri)$	-	-	-	+	+	R	-	58 to 5F
45	AND	А	1	1	$(A) \leftarrow (AL) \land (TL)$	-	-	-	+	+	R	-	62
_	1.375	A, #d8	2	2	$(A) \leftarrow (AL) \wedge d8$	-	-	-	+	+	R	-	64
46		,											
47	AND	A, dir	3		$(A) \leftarrow (AL) \land (dir)$	1	1	-	+	+	R	-	65
47 48			3 2	2	$\begin{array}{l} (A) \leftarrow (AL) \land (dir) \\ (A) \leftarrow (AL) \land ((EP)) \\ (A) \leftarrow (AL) \land ((IX) + off) \end{array}$			1 1	++	+ +	R R		65 67

### Table A.4-2 Arithmetic Operation Instruction (1/2)

No.	I	MNEMONIC	~	#	Operation	TL	ΤH	AH	Ν	Ζ	V	С	OPCODE
50	AND	A, Ri	2	1	$(A) \leftarrow (AL) \land (Ri)$	-	1	-	+	+	R	1	68 to 6F
51	OR	А	1	1	$(A) \leftarrow (AL) \lor (TL)$	-	-	-	+	+	R	-	72
52	OR	A, #d8	2	2	$(A) \leftarrow (AL) \lor d8$	-	-	-	+	+	R	-	74
53	OR	A, dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	-	-	-	+	+	R	-	75
54	OR	A, @EP	2	1	$(A) \leftarrow (AL) \lor ((EP))$	-	-	-	+	+	R	-	77
55	OR	A, @IX + off	3	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	-	-	-	+	+	R	-	76
56	OR	A, Ri	2	1	$(A) \leftarrow (AL) \lor (Ri)$	-	-	-	+	+	R	-	78 to 7F
57	CMP	dir, #d8	4	3	(dir) - d8	-	-	-	+	+	+	+	95
58	CMP	@EP, #d8	3	2	( (EP) ) - d8	-	-	-	+	+	+	+	97
59	CMP	@IX + off, #d8	4	3	( (IX) + off) - d8	-	-	-	+	+	+	+	96
60	CMP	Ri, #d8	3	2	(Ri) - d8	-	-	-	+	+	+	+	98 to 9F
61	INCW	SP	1	1	$(SP) \leftarrow (SP) + 1$	-	-	-	-	-	-	-	C1
62	DECW	SP	1	1	$(SP) \leftarrow (SP) - 1$	-	-	-	-	-	-	-	D1

### Branch Instructions

#### Table A.4-3 Branch Instructions

No.	M	NEMONIC	~	#	Operation	TL	TH	AH	Ν	Ζ	V	С	OPCODE
1	BZ/BEQ	rel(at branch)	4	2	if $Z = 1$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FD
	BZ/BEQ	rel(at no branch)	2										
2	BNZ/BNE	rel(at branch)	4	2	if $Z = 0$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FC
	BNZ/BNE	rel(at no branch)	2										
3	BC/BLO	rel(at branch)	4	2	if $C = 1$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	F9
	BC/BLO	rel(at no branch)	2										
4	BNC/BHS	rel(at branch)	4	2	if $C = 0$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	F8
	BNC/BHS	rel(at no branch)	2										
5	BN	rel(at branch)	4	2	if $N = 1$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FB
	BN	rel(at no branch)	2										
-	BP	rel(at branch)	4	2	if $N = 0$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FA
	BP	rel(at no branch)	2										
7	BLT	rel(at branch)	4	2	if $V \forall N = 1$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FF
	BLT	rel(at no branch)	2										
-	BGE	rel(at branch)	4	2	if $V \forall N = 0$ then $PC \leftarrow PC + rel$	-	-	-	-	-	-	-	FE
	BGE	rel(at no branch)	2										
9	BBC	dir : b, rel	5	3	if $(dir : b) = 0$ then PC $\leftarrow$ PC + rel	-	-	-	-	+	-	-	B0 to B7
10	BBS	dir : b, rel	5	3	if $(dir : b) = 1$ then PC $\leftarrow$ PC + rel	-	-	-	1	+	-	-	B8 to BF
	JMP	@A	3		$(PC) \leftarrow (A)$	-	-	-	I	-	-	-	E0
12	JMP	ext	4	3	$(PC) \leftarrow ext$	-	-	-	-	-	-	-	21
13	CALLV	#vct	7	1	vector call	-	-	-	-	-	-	-	E8 to EF
14	CALL	ext	6	3	subroutine call	-	-	-	-	-	-	-	31
15	XCHW	A, PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	-	-	dH	1	-	-	-	F4
-	RET		6	1	return from subroutine	-	-	1	ł	-	-	-	20
17	RETI		8	1	return from interrupt	-	-	-		res	tore		30

### Other Instructions

### Table A.4-4 Other Instructions

No.	MNEMONIC	~	#	Operation	TL	TH	AH	Ν	Ζ	V	С	OPCODE
1	PUSHW A	4	1	$((SP)) \leftarrow (A), (SP) \leftarrow (SP) - 2$	-	-	-	-	-	-	-	40
2	POPW A	3	1	$(A) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2$	-	-	dH	-	-	-	-	50
3	PUSHW IX	4	1	$((SP)) \leftarrow (IX), (SP) \leftarrow (SP) - 2$	-	-	-	-	-	-	-	41
4	POPW IX	3	1	$(IX) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2$	-	-	-	-	-	-	-	51
5	NOP	1	1	No operation	1	1	-	ł	1	-	-	00
6	CLRC	1	1	(C)← 0	-	-	-	-	-	-	R	81
7	SETC	1	1	(C)← 1	-	-	-	-	-	-	S	91
8	CLRI	1	1	$(I) \leftarrow 0$	-	-	-	-	-	-	-	80
9	SETI	1	1	(I)← 1	-	-	-	-	-	-	-	90

### A.5 Instruction Map

### Table A.5-1 shows the instruction map of $F^2MC-8FX$ .

### Instruction Map

### Table A.5-1 Instruction Map of F<sup>2</sup>MC-8FX

0	-	2	3	4	5	9	7	8	6	Α	в	C	D	н	ц
	SWAP	RET	RETI	WHSUI	MdOd	NOV	MOVW	CLRI	SETI	CLRB	BBC	INCW	DECW	JMP	MOVW
				A	A	A, ext	A, PS			dir: 0	dir:0, rel	A	A	@Α	A, PC
MULU	DIVU	JMP	CALL	PUSHW	POPW	MOV	MOVW	CLRC	SETC	CLRB	BBC	INCW	DECW	MOVW	MOVW
A	A	addr16	addr16	IX	IX	ext, A	PS, A			dir: 1	dir:1, rel	SP	SP	SP, A	A, SP
	CMP	ADDC	SUBC	XCH	XOR	AND	OR	MOV	NOM	CLRB	BBC	INCW	DECW	WVOW	MOVW
A	A	А	А	Α, Τ	Α	А	Α	@A, T	A, @A	dir:2	dir:2, rel	IX	IX	IX, A	A, IX
RORC	CMPW	ADDCW	SUBCW	XCHW	XORW	ANDW	ORW	MOVW	MOVW	CLRB	BBC	INCW	DECW	MOVW	MOVW
Α	A	А	Α	A, T	Α	Α	Α	@A, T	A, @A	dir : 3	dir:3, rel	EP	EP	EP, A	A, EP
MOV	CMP	ADDC	SUBC	/	XOR	AND	OR	DAA	DAS	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
A, #d8	8 A, #d8	A, #d8	A, #d8	/	A,#d8	A, #d8	A, #d8			dir:4	dir : 4, rel	A, ext	ext, A	A, #d16	A, PC
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	WOVW	MOVW	XCHW
A, dir	r A, dir	A, dir	A, dir	dir, A	A, dir	A, dir	A, dir	dir, #d8	dir, #d8	dir:5	dir:5, rel	A, dir	dir, A	SP, #d16	A, SP
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MVOM	MOVW	XCHW
A, @IX+d	I A, @IX+d	A, @IX+d	A, @IX+d	@IX+d, A	A, @IX+d	A, @IX+d	A, @IX+d	@IX+d,#d8	@IX+d,#d8	dir : 6	dir: 6, rel	A, @IX+d	@IX+d, A	IX, #d16	A, IX
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MVOM	MOVW	XCHW
A, @EP	P A, @EP	A, @EP	A, @EP	@EP, A	A, @EP	A, @EP	A, @EP	@EP,#d8	@ EP, #d8	dir:7	dir:7, rel	A, @EP	@EP,A	EP, #d16	A, EP
	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
A, R0	0 A, R0	A, R0	A, R0	R0, A	A, R0	A, R0	A, R0	R0, #d8	R0, #d8	dir : 0	dir:0, rel	R0	R0	0#	rel
	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
A, R1	1 A, R1	A, R1	A, R1	R1, A	A, R1	A, R1	A, R1	R1, #d8	R1, #d8	dir : 1	dir: 1, rel	R1	R1	#1	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
A, R2	2 A, R2	A, R2	A, R2	R2, A	A, R2	A, R2	A, R2	R2, #d8	R2, #d8	dir:2	dir:2, rel	R2	R2	#2	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
A, R3	3 A, R3	A, R3	A, R3	R3, A	A, R3	A, R3	A, R3	R3, #d8	R3, #d8	dir:3	dir:3, rel	R3	R3	#3	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
A, R4	4 A, R4	A, R4	A, R4	R4, A	A, R4	A, R4	A, R4	R4, #d8	R4, #d8	dir:4	dir : 4, rel	R4	R4	#4	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	ΒZ
A, R5	5 A, R5	A, R5	A, R5	R5, A	A, R5	A, R5	A, R5	R5, #d8	R5, #d8	dir:5	dir:5, rel	R5	R5	#2	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
A, R6	6 A, R6	A, R6	A, R6	R6, A	A, R6	A, R6	A, R6	R6, #d8	R6, #d8	dir : 6		R6	R6	9#	rel
MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
Α, R7	7 A, R7	A, R7	A, R7	R7, A	A, R7	A, R7	A, R7	R7, #d8	R7, #d8	dir:7	dir : 7, rel	R7	R7	L#	rel

MN702-00009-1v0-E

### FUJITSU SEMICONDUCTOR • CONTROLLER MANUAL 8-BIT MICROCONTROLLER New 8FX

MB95630H Series

HARDWARE MANUAL

February 2012 the first edition

### Published FUJITSU SEMICONDUCTOR LIMITED

Edited Sales Promotion Department