# 8-bit Microcontrollers

## New 8FX MB95560H/570H/580H Series

### MB95F562H/F562K/F563H/F563K/F564H/F564K MB95F572H/F572K/F573H/F573K/F574H/F574K MB95F582H/F582K/F583H/F583K/F584H/F584K

### ■ DESCRIPTION

The MB95560H/570H/580H Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

### ■ FEATURES

#### • F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

 Clock (The main oscillation clock and the suboscillation clock are only available on MB95F562H/F562K/ F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)

- Selectable main clock source
  - Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
  - External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
  - Main CR clock (4 MHz  $\pm$  2%)
    - The main CR clock frequency becomes 8 MHz when the PLL multiplication rate is 2.
    - The main CR clock frequency becomes 10 MHz when the PLL multiplication rate is 2.5.
    - The main CR clock frequency becomes 12 MHz when the PLL multiplication rate is 3.
    - The main CR clock frequency becomes 16 MHz when the PLL multiplication rate is 4.
- Selectable subclock source
  - Suboscillation clock (32.768 kHz)
  - External clock (32.768 kHz)
  - Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)
- Timer
  - 8/16-bit composite timer  $\times$  2 channels (only one channel on MB95F572H/F572K/F573H/F573K/F574H/ F574K/F582H/F582K/F583H/F583K/F584H/F584K)
  - Time-base timer × 1 channel
  - Watch prescaler  $\times\,1$  channel

(Continued)

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



#### (Continued)

- LIN-UART (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/ F583K/F584H/F584K)
  - Full duplex double buffer
  - Capable of clock synchronous serial data transfer and clock asynchronous serial data transfer
- External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
  - There are four standby modes as follows:
  - Stop mode
  - Sleep mode
  - Watch mode
  - Time-base timer mode

In standby mode, the device can be made to enter either normal standby mode or deep standby mode.

- I/O port
  - MB95F562H/F563H/F564H (maximum no. of I/O ports: 16) :15
    - General-purpose I/O ports (CMOS I/O)
    - General-purpose I/O ports (N-ch open drain) : 1
  - MB95F562K/F563K/F564K (maximum no. of I/O ports: 17) :15
  - General-purpose I/O ports (CMOS I/O)
  - General-purpose I/O ports (N-ch open drain) :2
  - MB95F572H/F573H/F574H (maximum no. of I/O ports: 4) : 3
    - General-purpose I/O ports (CMOS I/O)
    - General-purpose I/O ports (N-ch open drain) :1
  - MB95F572K/F573K/F574K (maximum no. of I/O ports: 5) : 3
    - General-purpose I/O ports (CMOS I/O)
    - General-purpose I/O ports (N-ch open drain) :2
  - MB95F582H/F583H/F584H (maximum no. of I/O ports: 12)
    - General-purpose I/O ports (CMOS I/O)
    - General-purpose I/O ports (N-ch open drain) :1
  - MB95F582K/F583K/F584K (maximum no. of I/O ports: 13)
    - General-purpose I/O ports (CMOS I/O)
    - :11 - General-purpose I/O ports (N-ch open drain) :2
- On-chip debug
- 1-wire serial control
- Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Power-on reset
  - A power-on reset is generated when the power is switched on.
- Low-voltage detection reset circuit (only available on MB95F562K/F563K/F564K/F572K/F573K/F574K/ F582K/F583K/F584K)

:11

- Built-in low-voltage detector
- Clock supervisor counter
- Built-in clock supervisor counter function
- Dual operation Flash memory The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- · Flash memory security function Protects the content of the Flash memory.

■ PRODUCT LINE-UP

| • MB95560H                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                    | Γ                                                                 | Γ               | Γ                | Γ               |  |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------------------------------------------------------|-----------------|------------------|-----------------|--|
| Part number<br>Parameter       | MB95F562H                                                                                                                                                                                                                                                                                                                                                                                                                                                            | MB95F563H                          | MB95F564H                                                         | MB95F562K       | MB95F563K        | MB95F564K       |  |
| Туре                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                    | Flash mem                                                         | ory product     |                  |                 |  |
| Clock<br>supervisor<br>counter | It supervises th                                                                                                                                                                                                                                                                                                                                                                                                                                                     | e main clock os                    |                                                                   |                 |                  |                 |  |
| Flash memory<br>capacity       | 8 Kbyte                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 12 Kbyte                           | 20 Kbyte                                                          | 8 Kbyte         | 12 Kbyte         | 20 Kbyte        |  |
| RAM capacity                   | 240 bytes                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 496 bytes                          | 496 bytes                                                         | 240 bytes       | 496 bytes        | 496 bytes       |  |
| Power-on reset                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                    | Y                                                                 | es              |                  |                 |  |
| Low-voltage<br>detection reset |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | No                                 |                                                                   |                 | Yes              |                 |  |
| Reset input                    | Dedicated Selected through software                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                    |                                                                   |                 |                  |                 |  |
| CPU functions                  | Number of basic instructions       : 136         Instruction bit length       : 8 bits         Instruction length       : 1 to 3 bytes         Data bit length       : 1, 8 and 16 bits         Minimum instruction execution time       : 61.5 ns (machine clock frequency = 16.25 MHz)         Interrupt processing time       : 0.6 μs (machine clock frequency = 16.25 MHz)                                                                                      |                                    |                                                                   |                 |                  |                 |  |
|                                | • I/O ports (Max) : 16         • I/O ports (Max) : 17           • CMOS I/O : 15         • CMOS I/O : 15           • N-ch open drain: 1         • N-ch open drain: 2                                                                                                                                                                                                                                                                                                  |                                    |                                                                   |                 |                  |                 |  |
| Time-base timer                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                    | s (external clock                                                 | x frequency = 4 | MHz)             |                 |  |
| software                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | tion clock at 10                   | MHz: 105 ms (I<br>ed as the sourc                                 |                 | ardware watchd   | log timer.      |  |
| Wild register                  | It can be used t                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                    |                                                                   |                 |                  |                 |  |
| LIN-UART                       | <ul> <li>It has a full de</li> <li>Both clock sy enabled.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                 | uplex double bu<br>nchronous seria | ion speed can b<br>ffer.<br>al data transfer a<br>d as a LIN mast | and clock async | hronous serial c |                 |  |
| 8/10-bit A/D                   | 6 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                    |                                                                   |                 |                  |                 |  |
| converter                      | 8-bit or 10-bit re                                                                                                                                                                                                                                                                                                                                                                                                                                                   | esolution can be                   | e selected.                                                       |                 |                  |                 |  |
| composite timer                | <ul> <li>6 channels</li> <li>8-bit or 10-bit resolution can be selected.</li> <li>2 channels</li> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channels</li> <li>It has the following functions: interval timer function, PWC function, PWM function and in capture function.</li> <li>Count clock: it can be selected from internal clocks (7 types) and external clocks.</li> <li>It can output square wave.</li> </ul> |                                    |                                                                   |                 |                  |                 |  |
| External<br>interrupt          | <ul> <li>It can be use</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                    | d to wake up the                   | The rising edge<br>e device from th                               |                 | •                | n be selected.) |  |
| On-chip debug                  | <ul><li>1-wire serial</li><li>It supports se</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                               |                                    | nchronous mod                                                     | de).            |                  | Continued       |  |

| Part number<br>Parameter | MB95F562H                                              | MB95F563H                                                                                                | MB95F564H                                              | MB9                           | 5F562K     | MB95F                    | 563K    | MB95F564K |
|--------------------------|--------------------------------------------------------|----------------------------------------------------------------------------------------------------------|--------------------------------------------------------|-------------------------------|------------|--------------------------|---------|-----------|
| Watch prescaler          | Eight different t                                      | ime intervals ca                                                                                         | an be selected                                         |                               |            |                          |         |           |
| Flash memory             | suspend/eras<br>• It has a flag in<br>• Flash security | automatic progra<br>se-resume comm<br>ndicating the co<br>y feature for pro<br>program/erase<br>ion time | mands.<br>ompletion of th<br>otecting the co<br>cycles | e operati                     | ion of Err | nbedded<br>memory<br>0 1 | Algorit |           |
| Standby mode             | Sleep mode, st                                         | op mode, watch                                                                                           | n mode, time-                                          | ase time                      | er mode    |                          |         |           |
| Package                  |                                                        |                                                                                                          | FPT-                                                   | 32P-M19<br>20P-M09<br>20P-M10 | )          |                          |         |           |



#### • MB95570H Series

| MB95570H     Bart number | [                                                                                                                                      |                                     | 1           | <u> </u> |                               |         |               | I               |  |  |  |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|-------------|----------|-------------------------------|---------|---------------|-----------------|--|--|--|
| Part number              | MB95F572H                                                                                                                              | MB95F573H                           | MB95F57     | 74Н      | MB95F572                      |         | MB95F573K     | MB95F574K       |  |  |  |
| Parameter                | WB351 57211                                                                                                                            | WB301 57 511                        | WID551 57   |          | 100001072                     |         |               |                 |  |  |  |
| Туре                     |                                                                                                                                        |                                     | Flash       | memo     | ory product                   |         |               |                 |  |  |  |
| Clock                    |                                                                                                                                        |                                     |             |          |                               |         |               |                 |  |  |  |
|                          | It supervises th                                                                                                                       | e main clock os                     | scillation. |          |                               |         |               |                 |  |  |  |
| counter                  |                                                                                                                                        |                                     |             |          |                               |         |               |                 |  |  |  |
| Flash memory             | 8 Kbyte                                                                                                                                | 12 Kbyte                            | 20 Kby      | rto      | 8 Kbyte                       |         | 12 Kbyte      | 20 Kbyte        |  |  |  |
| capacity                 | O'NDyte                                                                                                                                |                                     | 201009      | ie       | -                             |         | 12 Royle      | ZURbyte         |  |  |  |
| RAM capacity             | 240 bytes                                                                                                                              | 496 bytes                           | 496 byt     |          | 240 byte                      | s       | 496 bytes     | 496 bytes       |  |  |  |
| Power-on reset           |                                                                                                                                        |                                     |             | Ye       | S                             |         |               |                 |  |  |  |
| Low-voltage              |                                                                                                                                        | No Yes                              |             |          |                               |         |               |                 |  |  |  |
| detection reset          |                                                                                                                                        |                                     |             |          |                               |         |               |                 |  |  |  |
| Reset input              |                                                                                                                                        | Dedicated Selected through software |             |          |                               |         |               |                 |  |  |  |
|                          | <ul> <li>Number of base</li> </ul>                                                                                                     |                                     |             | 36       |                               |         |               |                 |  |  |  |
|                          | <ul> <li>Instruction bit</li> </ul>                                                                                                    |                                     |             | bits     |                               |         |               |                 |  |  |  |
|                          | Instruction length: 1 to 3 bytesData bit length: 1, 8 and 16 bits                                                                      |                                     |             |          |                               |         |               |                 |  |  |  |
|                          | <ul> <li>Minimum inst</li> </ul>                                                                                                       |                                     |             |          |                               | clock f | irequency = 1 | 6 25 MHz)       |  |  |  |
|                          | <ul> <li>Interrupt proc</li> </ul>                                                                                                     |                                     |             |          |                               |         | equency = 16  |                 |  |  |  |
|                          | <ul> <li>I/O ports (Ma</li> </ul>                                                                                                      |                                     |             | · ·      | I/O ports                     |         | <u> </u>      | ,               |  |  |  |
| General-                 | • CMOS I/Ò                                                                                                                             | ´:3                                 |             |          | • CMOS I/C                    |         | : 3           |                 |  |  |  |
| purpose I/O              | <ul> <li>N-ch open dr</li> </ul>                                                                                                       | ain: 1                              |             | •        | <ul> <li>N-ch oper</li> </ul> | n drain | 1: 2          |                 |  |  |  |
| Time-base timer          |                                                                                                                                        |                                     | s (external | clock    | frequency :                   | = 4 M⊦  | Hz)           |                 |  |  |  |
|                          | <ul> <li>Reset generation</li> </ul>                                                                                                   |                                     |             |          |                               |         |               |                 |  |  |  |
| software                 |                                                                                                                                        | tion clock at 10                    |             | •        | ,                             |         |               |                 |  |  |  |
| -                        | The sub-CR                                                                                                                             |                                     |             |          | e clock of th                 | e harc  | lware watchd  | og timer.       |  |  |  |
| Wild register            |                                                                                                                                        | to replace 3 byt                    | es of data. |          |                               |         |               |                 |  |  |  |
| LIN-UART                 | No LIN-UART                                                                                                                            |                                     |             |          |                               |         |               |                 |  |  |  |
|                          | 2 channels                                                                                                                             |                                     |             |          |                               |         |               |                 |  |  |  |
| converter                | 8-bit or 10-bit re                                                                                                                     | esolution can be                    | e selected. |          |                               |         |               |                 |  |  |  |
|                          | 1 channel                                                                                                                              |                                     |             |          |                               |         |               |                 |  |  |  |
| 0/16 bit                 |                                                                                                                                        | h be configured                     |             |          |                               |         |               |                 |  |  |  |
| 8/16-bit composite timer | <ul> <li>It has the following functions: interval timer function, PWC function, PWM function and input<br/>capture function</li> </ul> |                                     |             |          |                               |         |               |                 |  |  |  |
|                          | <ul> <li>capture function.</li> <li>Count clock: it can be selected from internal clocks (7 types) and external clocks.</li> </ul>     |                                     |             |          |                               |         |               |                 |  |  |  |
|                          | <ul> <li>It can output</li> </ul>                                                                                                      |                                     |             | orriar   |                               | p00) a  |               |                 |  |  |  |
|                          | 2 channels                                                                                                                             | •                                   |             |          |                               |         |               |                 |  |  |  |
| External                 | <ul> <li>Interrupt by e</li> </ul>                                                                                                     | dae detection (                     | The rising  | edge.    | falling edge                  | e, or b | oth edges ca  | n be selected.) |  |  |  |
|                          | <ul> <li>It can be use</li> </ul>                                                                                                      |                                     |             |          |                               |         | 5             | ,               |  |  |  |
| On-chip debug            | <ul> <li>1-wire serial</li> </ul>                                                                                                      | control                             |             |          |                               |         |               |                 |  |  |  |
| On-chip debug            | <ul> <li>It supports set</li> </ul>                                                                                                    | erial writing (asy                  | nchronous   | s mod    | e).                           |         |               |                 |  |  |  |
| Watch prescaler          | Eight different t                                                                                                                      | ime intervals ca                    | an be selec | cted.    |                               |         |               |                 |  |  |  |
|                          | <ul> <li>It supports a</li> </ul>                                                                                                      |                                     | <b>U</b> (  | Embe     | dded Algo                     | rithm), | and progra    | m/erase/erase-  |  |  |  |
|                          |                                                                                                                                        | se-resume com                       |             |          |                               |         |               |                 |  |  |  |
|                          | <ul> <li>It has a flag in</li> </ul>                                                                                                   | -                                   | •           |          | •                             |         | -             | hm.             |  |  |  |
| Flash memory             | <ul> <li>Flash security</li> </ul>                                                                                                     | •                                   |             |          |                               |         | -             | -               |  |  |  |
|                          | Number of                                                                                                                              | program/erase                       | cycles      | 10       | 00 1                          | 0000    | 100000        | _               |  |  |  |
|                          | Data retent                                                                                                                            | ion time                            |             | 20 y     | ears 10                       | years   | 5 years       |                 |  |  |  |
| Standby mode             | Sleep mode, st                                                                                                                         | op mode, watch                      | n mode, tin | ne-bas   | se timer mo                   | de      |               |                 |  |  |  |
|                          | . ,                                                                                                                                    |                                     |             | DIP-8F   |                               |         |               |                 |  |  |  |
| Package                  |                                                                                                                                        |                                     |             | PT-8F    |                               |         |               |                 |  |  |  |
|                          |                                                                                                                                        |                                     |             |          |                               |         |               |                 |  |  |  |

FUJITSU

• MB95580H Series

| • MB95580H      |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|-----------------|---------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-------------------|--------------------|-------------------|--|--|--|--|--|--|--|
| Part number     |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 | MB95F582H                                                                                                                       | MB95F583H                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | MB95F584H         | MB95F582K         | MB95F583K          | MB95F584K         |  |  |  |  |  |  |  |
| Parameter       |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   | -                 |                    |                   |  |  |  |  |  |  |  |
| Туре            |                                                                                                                                 | Flash memory product         Flash memory product         supervises the main clock oscillation.         8 Kbyte       12 Kbyte       20 Kbyte       8 Kbyte       12 Kbyte       20 Kbyte         240 bytes       496 bytes       496 bytes       240 bytes       496 bytes       496 bytes         240 bytes       496 bytes       240 bytes       496 bytes       496 bytes       496 bytes         Yes         No       Yes         Dedicated       Selected through software         Number of basic instructions       : 136       : 136         Instruction bit length       : 1 to 3 bytes       : 1 to 3 bytes                                                                                                                                                                                                                                                                                                                                     |                   |                   |                    |                   |  |  |  |  |  |  |  |
| Clock           |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| •               | It supervises th                                                                                                                | e main clock os                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | scillation.       |                   |                    |                   |  |  |  |  |  |  |  |
| counter         |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| Flash memory    | 8 Khyte                                                                                                                         | 12 Khyte                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 20 Khyte          | 8 Khyte           | 12 Khyte           | 20 Khyte          |  |  |  |  |  |  |  |
| capacity        | o Royle                                                                                                                         | 12 Noyle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 20 Noyle          | o Royle           | 12 Noyte           | 20 Noyle          |  |  |  |  |  |  |  |
| RAM capacity    | 240 bytes                                                                                                                       | 496 bytes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 496 bytes         | 240 bytes         | 496 bytes          | 496 bytes         |  |  |  |  |  |  |  |
| Power-on reset  |                                                                                                                                 | •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Y                 | es                |                    | •                 |  |  |  |  |  |  |  |
| Low-voltage     |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| detection reset |                                                                                                                                 | ino res                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                   |                   |                    |                   |  |  |  |  |  |  |  |
| Reset input     |                                                                                                                                 | Dedicated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                   | Selec             | ted through sof    | tware             |  |  |  |  |  |  |  |
|                 | <ul> <li>Number of base</li> </ul>                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | • 136             |                   | <u></u>            |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 | •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                   | bytes             |                    |                   |  |  |  |  |  |  |  |
|                 | <ul> <li>Data bit lengt</li> </ul>                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 | <ul> <li>I/O ports (Ma</li> </ul>                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   | · ·                | - /               |  |  |  |  |  |  |  |
| General-        | <ul> <li>CMOS I/O</li> </ul>                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| nurnose I/()    | <ul> <li>N-ch open dr</li> </ul>                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | (external clock   |                   |                    |                   |  |  |  |  |  |  |  |
| Hardware/       |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| software        |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | MHz· 105 ms (     | Min)              |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   | ardware watchd     | log timer         |  |  |  |  |  |  |  |
| -               |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| -               |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   | a colociad by a   | dedicated rale     | ad timor          |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   | be selected by a  |                    | au umer.          |  |  |  |  |  |  |  |
|                 |                                                                                                                                 | •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                   | and clock async   | bronous sorial c   | lata transfor are |  |  |  |  |  |  |  |
|                 | enabled.                                                                                                                        | <ul> <li>bit length : 8 bits</li> <li>h length : 1 to 3 bytes</li> <li>ength : 1, 8 and 16 bits</li> <li>instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> <li>(Max) : 12</li> <li>I/O ports (Max) : 13</li> <li>CMOS I/O : 11</li> <li>N-ch open drain: 2</li> <li>c. 0.256 ms to 8.3 s (external clock frequency = 4 MHz)</li> <li>meration cycle</li> <li>cillation clock at 10 MHz: 105 ms (Min)</li> <li>CR clock can be used as the source clock of the hardware watchdog timer.</li> <li>ed to replace 3 bytes of data.</li> <li>nge of communication speed can be selected by a dedicated reload timer.</li> <li>II duplex double buffer.</li> <li>a synchronous serial data transfer and clock asynchronous serial data transfer are unction can be used as a LIN master or a LIN slave.</li> <li>bit resolution can be selected.</li> </ul> |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 | tion can be use                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | d as a LIN mast   | ter or a LIN slav | ē                  |                   |  |  |  |  |  |  |  |
| 8/10-bit A/D    | 5 channels                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   | 0.                 |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 | esolution can be                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | selected          |                   |                    |                   |  |  |  |  |  |  |  |
| Conventer       |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | e Selecteu.       |                   |                    |                   |  |  |  |  |  |  |  |
|                 | 1 channel                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 | -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | interval timer fu | inction, PVVC fu  | nction, PVVIVI fui | nction and input  |  |  |  |  |  |  |  |
| composite timer | <ul><li>capture function.</li><li>Count clock: it can be selected from internal clocks (7 types) and external clocks.</li></ul> |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ed from internal  | CIOCKS (7 Types   | ) and external c   | CIOCKS.           |  |  |  |  |  |  |  |
|                 | It can output                                                                                                                   | square wave.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                   |                   |                    |                   |  |  |  |  |  |  |  |
| External        | 6 channels                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    |                   |  |  |  |  |  |  |  |
| interrupt       |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   | , falling edge, o |                    | n be selected.)   |  |  |  |  |  |  |  |
| ,<br>           |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | e device from th  | ne standby mod    | е.                 |                   |  |  |  |  |  |  |  |
| On-chip debug   | <ul> <li>1-wire serial</li> </ul>                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | _                 |                   |                    |                   |  |  |  |  |  |  |  |
|                 | <ul> <li>It supports set</li> </ul>                                                                                             | erial writing (asy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | nchronous moo     | de).              |                    |                   |  |  |  |  |  |  |  |
|                 |                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                   |                   |                    | (Continued        |  |  |  |  |  |  |  |

|                 |                                                              |                                                                      | 1                                      |                     |                            |           |                   |             |           |
|-----------------|--------------------------------------------------------------|----------------------------------------------------------------------|----------------------------------------|---------------------|----------------------------|-----------|-------------------|-------------|-----------|
| Part number     | MB95F582H                                                    | MB95F583H                                                            | MB95F58                                | 4H                  | MB95                       | F582K     | MB9               | 5F583K      | MB95F584K |
| Parameter       |                                                              |                                                                      |                                        |                     |                            |           |                   |             |           |
| Watch prescaler | Eight different t                                            | ime intervals ca                                                     | an be selec                            | ted.                |                            |           |                   |             |           |
| Flash memory    | <ul> <li>It has a flag if</li> <li>Flash security</li> </ul> | se-resume comindicating the co<br>y feature for pro<br>program/erase | mands.<br>ompletion of<br>otecting the | f the<br>cont<br>1( | operati                    | on of Err | nbedd<br>mem<br>0 | ed Algoriti |           |
| Standby mode    | Sleep mode, st                                               | op mode, watcł                                                       | n mode, tim                            | ie-ba               | se time                    | er mode   |                   |             |           |
| Package         |                                                              |                                                                      | FF                                     | PT-16               | 2P-M19<br>9P-M08<br>9P-M23 |           |                   |             |           |



### ■ PACKAGES AND CORRESPONDING PRODUCTS

MB95560H Series

| Part number |           |           |           |           |           |           |
|-------------|-----------|-----------|-----------|-----------|-----------|-----------|
| Package     | MB95F562H | MB95F562K | MB95F563H | MB95F563K | MB95F564H | MB95F564K |
| LCC-32P-M19 | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-20P-M09 | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-20P-M10 | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-16P-M08 | 0<br>     | v v       | v v       | X         | X         | v v       |
| FPT-16P-M23 | × ×       | ×         | X         | × ×       | X         | ×<br>     |
| DIP-8P-M03  | X         | ×         | ×         | ×         | ×         | X         |
|             | × ×       | X         | ~<br>     | ×         | ~<br>     | ×         |
| FPT-8P-M08  | Α         | Ā         | Ā         | Α.        | Å         | ~         |

#### • MB95570H Series

| Part number | MB95F572H | MB95F572K | MB95F573H | MB95F573K | MB95F574H | MB95F574K |
|-------------|-----------|-----------|-----------|-----------|-----------|-----------|
| Package     |           |           |           |           |           |           |
| LCC-32P-M19 | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-20P-M09 | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-20P-M10 | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-16P-M08 | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-16P-M23 | Х         | Х         | Х         | Х         | Х         | Х         |
| DIP-8P-M03  | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-8P-M08  | 0         | 0         | 0         | 0         | 0         | 0         |

#### MB95580H Series

| Part number<br>Package | MB95F582H | MB95F582K | MB95F583H | MB95F583K | MB95F584H | MB95F584K |
|------------------------|-----------|-----------|-----------|-----------|-----------|-----------|
| LCC-32P-M19            | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-20P-M09            | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-20P-M10            | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-16P-M08            | 0         | 0         | 0         | 0         | 0         | 0         |
| FPT-16P-M23            | 0         | 0         | 0         | 0         | 0         | 0         |
| DIP-8P-M03             | Х         | Х         | Х         | Х         | Х         | Х         |
| FPT-8P-M08             | Х         | Х         | Х         | Х         | Х         | Х         |

O: Available

X: Unavailable

### DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/ erase.

For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

• Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".

• Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8FX MB95560H/570H/580H Series Hardware Manual".




### ■ PIN ASSIGNMENT









### ■ PIN FUNCTIONS (MB95560H Series, 32 pins)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                                        |
|---------|----------|-------------------------|-----------------------------------------------------------------|
| 1       | PF1      | - В                     | General-purpose I/O port                                        |
|         | X1       | В                       | Main clock I/O oscillation pin                                  |
| 2       | PF0      | - В                     | General-purpose I/O port                                        |
| 2       | X0       |                         | Main clock input oscillation pin                                |
| 3       | Vss      | —                       | Power supply pin (GND)                                          |
| 4       | PG2      | с                       | General-purpose I/O port                                        |
| 7       | X1A      | U                       | Subclock I/O oscillation pin                                    |
| 5       | PG1      | с                       | General-purpose I/O port                                        |
| 5       | X0A      |                         | Subclock input oscillation pin                                  |
| 6       | Vcc      |                         | Power supply pin                                                |
| 7       | С        |                         | Decoupling capacitor connection pin                             |
|         | PF2      |                         | General-purpose I/O port                                        |
| 8       | RST      | A                       | Reset pin<br>Dedicated reset pin on MB95F562H/F563H/F564H       |
| 9       | P63      | E                       | General-purpose I/O port<br>High-current pin                    |
|         | TO11     |                         | 8/16-bit composite timer ch. 1 output pin                       |
| 10      | P62      | Е                       | General-purpose I/O port<br>High-current pin                    |
|         | TO10     | 1                       | 8/16-bit composite timer ch. 1 output pin                       |
| 11      |          |                         |                                                                 |
| 12      | NC       |                         | It is an internally connected pin. Always leave it unconnected. |
| 13      | NC       |                         | it is an internally connected pin. Always leave it unconnected. |
| 14      |          |                         |                                                                 |
| 15      | P00      | D                       | General-purpose I/O port<br>High-current pin                    |
|         | AN00     | ]                       | A/D converter analog input pin                                  |
| 16      | P64      | Е                       | General-purpose I/O port<br>High-current pin                    |
|         | EC1      |                         | 8/16-bit composite timer ch. 1 clock input pin                  |
| 17      | P01      | D                       | General-purpose I/O port<br>High-current pin                    |
| ļ t     | AN01     | 1                       | A/D converter analog input pin                                  |
|         | P02      |                         | General-purpose I/O port<br>High-current pin                    |
| 18      | INT02    | D                       | External interrupt input pin                                    |
|         | AN02     | ]                       | A/D converter analog input pin                                  |
|         | SCK      | ]                       | LIN-UART clock I/O pin                                          |



(Continued)


| Pin no. | Pin name    | I/O<br>circuit<br>type* | Function                                                        |
|---------|-------------|-------------------------|-----------------------------------------------------------------|
|         | P03         |                         | General-purpose I/O port<br>High-current pin                    |
| 19      | INT03       | D                       | External interrupt input pin                                    |
| ľ       | AN03        |                         | A/D converter analog input pin                                  |
| F       | SOT         |                         | LIN-UART data output pin                                        |
|         | P04         |                         | General-purpose I/O port                                        |
| ľ       | INT04       |                         | External interrupt input pin                                    |
| 20      | 20 AN04 SIN | D                       | A/D converter analog input pin                                  |
| ľ       |             |                         | LIN-UART data input pin                                         |
|         | EC0         |                         | 8/16-bit composite timer ch. 0 clock input pin                  |
|         | P05         |                         | General-purpose I/O port<br>High-current pin                    |
| 21      | INT05       | D                       | External interrupt input pin                                    |
| 21      | AN05        |                         | A/D converter analog input pin                                  |
| F       | TO00        |                         | 8/16-bit composite timer ch. 0 output pin                       |
|         | P06         | _                       | General-purpose I/O port<br>High-current pin                    |
| 22      | INT06       | E                       | External interrupt input pin                                    |
| F       | TO01        |                         | 8/16-bit composite timer ch. 0 output pin                       |
|         | P12         |                         | General-purpose I/O port                                        |
| 23      | EC0         | F                       | 8/16-bit composite timer ch. 0 clock input pin                  |
| Ē       | DBG         |                         | DBG input pin                                                   |
| 24      | P07         | Е                       | General-purpose I/O port<br>High-current pin                    |
| F       | INT07       |                         | External interrupt input pin                                    |
| 25      |             |                         |                                                                 |
| 26      |             |                         |                                                                 |
| 27      |             |                         |                                                                 |
| 28      | NC          |                         | It is an internally connected pin. Always leave it unconnected. |
| 29      | NC          |                         | n is an internally connected pin. Always leave it unconnected.  |
| 30      |             |                         |                                                                 |
| 31      |             |                         |                                                                 |
| 32      |             |                         |                                                                 |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN FUNCTIONS (MB95560H Series, 20 pins)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                                  |
|---------|----------|-------------------------|-----------------------------------------------------------|
| 4       | PF0      | Р                       | General-purpose I/O port                                  |
| 1 -     | X0       | - В                     | Main clock input oscillation pin                          |
| 2       | PF1      | В                       | General-purpose I/O port                                  |
| 2 -     | X1       |                         | Main clock I/O oscillation pin                            |
| 3       | Vss      |                         | Power supply pin (GND)                                    |
| 4       | PG2      | с                       | General-purpose I/O port                                  |
| 4       | X1A      |                         | Subclock I/O oscillation pin                              |
| 5 –     | PG1      | с                       | General-purpose I/O port                                  |
| 5       | X0A      |                         | Subclock input oscillation pin                            |
| 6       | Vcc      | —                       | Power supply pin                                          |
| 7       | С        | —                       | Decoupling capacitor connection pin                       |
|         | PF2      |                         | General-purpose I/O port                                  |
| 8       | RST      | A                       | Reset pin<br>Dedicated reset pin on MB95F562H/F563H/F564H |
| 9       | P62      | E                       | General-purpose I/O port<br>High-current pin              |
|         | TO10     |                         | 8/16-bit composite timer ch. 1 output pin                 |
| 10      | P63      | E                       | General-purpose I/O port<br>High-current pin              |
|         | TO11     |                         | 8/16-bit composite timer ch. 1 output pin                 |
| 11      | P64      | E                       | General-purpose I/O port<br>High-current pin              |
|         | EC1      |                         | 8/16-bit composite timer ch. 1 clock input pin            |
| 12      | P00      | D                       | General-purpose I/O port<br>High-current pin              |
|         | AN00     |                         | A/D converter analog input pin                            |
| 13      | P01      | D                       | General-purpose I/O port<br>High-current pin              |
|         | AN01     |                         | A/D converter analog input pin                            |
|         | P02      |                         | General-purpose I/O port<br>High-current pin              |
| 14      | INT02    | D                       | External interrupt input pin                              |
|         | AN02     | 7                       | A/D converter analog input pin                            |
|         | SCK      | 1                       | LIN-UART clock I/O pin                                    |
|         | P03      |                         | General-purpose I/O port<br>High-current pin              |
| 15      | INT03    | D                       | External interrupt input pin                              |
|         | AN03     | 7                       | A/D converter analog input pin                            |
|         | SOT      |                         | LIN-UART data output pin                                  |

FUJITSU



(Continued)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                       |  |
|---------|----------|-------------------------|------------------------------------------------|--|
|         | P04      |                         | General-purpose I/O port                       |  |
|         | INT04    |                         | External interrupt input pin                   |  |
| 16      | AN04     | D                       | A/D converter analog input pin                 |  |
| Ī       | SIN      |                         | LIN-UART data input pin                        |  |
|         | EC0      |                         | 8/16-bit composite timer ch. 0 clock input pin |  |
|         | P05      |                         | General-purpose I/O port<br>High-current pin   |  |
| 17      | INT05    | D                       | External interrupt input pin                   |  |
|         | AN05     |                         | A/D converter analog input pin                 |  |
| Ī       | TO00     |                         | 8/16-bit composite timer ch. 0 output pin      |  |
| 10      | P06      | _                       | General-purpose I/O port<br>High-current pin   |  |
| 18      | INT06    | E                       | External interrupt input pin                   |  |
| Ī       | TO01     |                         | 8/16-bit composite timer ch. 0 output pin      |  |
| 19      | P07      | E                       | General-purpose I/O port<br>High-current pin   |  |
| F       | INT07    | 1                       | External interrupt input pin                   |  |
|         | P12      |                         | General-purpose I/O port                       |  |
| 20      | EC0      | F                       | 8/16-bit composite timer ch. 0 clock input pin |  |
| F       | DBG      | 7                       | DBG input pin                                  |  |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN FUNCTIONS (MB95570H Series, 8 pins)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                                  |
|---------|----------|-------------------------|-----------------------------------------------------------|
| 1       | Vss      | —                       | Power supply pin (GND)                                    |
| 2       | Vcc      | —                       | Power supply pin                                          |
| 3       | С        | —                       | Decoupling capacitor connection pin                       |
|         | PF2      |                         | General-purpose I/O port                                  |
| 4       | RST      | A                       | Reset pin<br>Dedicated reset pin on MB95F572H/F573H/F574H |
|         | P04      |                         | General-purpose I/O port                                  |
| 5       | INT04    | D                       | External interrupt input pin                              |
| 5       | AN04     |                         | A/D converter analog input pin                            |
|         | EC0      |                         | 8/16-bit composite timer ch. 0 clock input pin            |
|         | P05      |                         | General-purpose I/O port<br>High-current pin              |
| 6       | AN05     | D                       | A/D converter analog input pin                            |
|         | TO00     |                         | 8/16-bit composite timer ch. 0 output pin                 |
| -       | P06      |                         | General-purpose I/O port<br>High-current pin              |
| 7       | INT06    | E                       | External interrupt input pin                              |
|         | TO01     | ]                       | 8/16-bit composite timer ch. 0 output pin                 |
|         | P12      |                         | General-purpose I/O port                                  |
| 8       | EC0      | F                       | 8/16-bit composite timer ch. 0 clock input pin            |
|         | DBG      |                         | DBG input pin                                             |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

## ■ PIN FUNCTIONS (MB95580H Series, 32 pins)

| Pin no. | Pin name | I/O<br>circuit<br>type*                                   | Function                                                        |  |  |  |
|---------|----------|-----------------------------------------------------------|-----------------------------------------------------------------|--|--|--|
| 4       | PF1      | В                                                         | General-purpose I/O port                                        |  |  |  |
| 1       | X1       | В                                                         | Main clock I/O oscillation pin                                  |  |  |  |
| 2       | PF0      | В                                                         | General-purpose I/O port                                        |  |  |  |
| 2       | X0       | В                                                         | Main clock input oscillation pin                                |  |  |  |
| 3       | Vss      | —                                                         | Power supply pin (GND)                                          |  |  |  |
| 4       | PG2      | с                                                         | General-purpose I/O port                                        |  |  |  |
| 4       | X1A      |                                                           | Subclock I/O oscillation pin                                    |  |  |  |
| 5       | PG1      | с                                                         | General-purpose I/O port                                        |  |  |  |
| 5       | X0A      |                                                           | Subclock input oscillation pin                                  |  |  |  |
| 6       | Vcc      | —                                                         | Power supply pin                                                |  |  |  |
| 7       | С        | —                                                         | Decoupling capacitor connection pin                             |  |  |  |
|         | PF2      |                                                           | General-purpose I/O port                                        |  |  |  |
| 8       | RST      | Reset pin<br>Dedicated reset pin on MB95F582H/F583H/F584H |                                                                 |  |  |  |
| 9       |          |                                                           |                                                                 |  |  |  |
| 10      |          |                                                           |                                                                 |  |  |  |
| 11      |          |                                                           |                                                                 |  |  |  |
| 12      | NC       |                                                           | It is an internally connected pin. Always leave it unconnected. |  |  |  |
| 13      | NC       |                                                           | in is an internally connected pin. Always leave it unconnected. |  |  |  |
| 14      |          |                                                           |                                                                 |  |  |  |
| 15      |          |                                                           |                                                                 |  |  |  |
| 16      |          |                                                           |                                                                 |  |  |  |
| 17      | P01      | D                                                         | General-purpose I/O port<br>High-current pin                    |  |  |  |
|         | AN01     |                                                           | A/D converter analog input pin                                  |  |  |  |
|         | P02      |                                                           | General-purpose I/O port<br>High-current pin                    |  |  |  |
| 18      | INT02    | D                                                         | External interrupt input pin                                    |  |  |  |
| Γ       | AN02     |                                                           | A/D converter analog input pin                                  |  |  |  |
|         | SCK      |                                                           | LIN-UART clock I/O pin                                          |  |  |  |
|         | P03      |                                                           | General-purpose I/O port<br>High-current pin                    |  |  |  |
| 19      | INT03    | D                                                         | External interrupt input pin                                    |  |  |  |
| Ī       | AN03     |                                                           | A/D converter analog input pin                                  |  |  |  |
| Ī       | SOT      |                                                           | LIN-UART data output pin                                        |  |  |  |

(Continued)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                                        |
|---------|----------|-------------------------|-----------------------------------------------------------------|
|         | P04      |                         | General-purpose I/O port                                        |
| T       | INT04    |                         | External interrupt input pin                                    |
| 20      | AN04     | D                       | A/D converter analog input pin                                  |
| F       | SIN      |                         | LIN-UART data input pin                                         |
| F       | EC0      |                         | 8/16-bit composite timer ch. 0 clock input pin                  |
|         | P05      |                         | General-purpose I/O port<br>High-current pin                    |
| 21      | INT05    | D                       | External interrupt input pin                                    |
| F       | AN05     |                         | A/D converter analog input pin                                  |
| F       | TO00     |                         | 8/16-bit composite timer ch. 0 output pin                       |
|         | P06      | _                       | General-purpose I/O port<br>High-current pin                    |
| 22      | INT06    | E                       | External interrupt input pin                                    |
| F       | TO01     |                         | 8/16-bit composite timer ch. 0 output pin                       |
|         | P12      |                         | General-purpose I/O port                                        |
| 23      | EC0      | F                       | 8/16-bit composite timer ch. 0 clock input pin                  |
| F       | DBG      |                         | DBG input pin                                                   |
| 24      | P07      | E                       | General-purpose I/O port<br>High-current pin                    |
| Γ       | INT07    |                         | External interrupt input pin                                    |
| 25      |          |                         |                                                                 |
| 26      |          |                         |                                                                 |
| 27      |          |                         |                                                                 |
| 28      | NC       |                         | It is an internally connected pin. Always leave it unconnected. |
| 29      | NC NC    |                         |                                                                 |
| 30      |          |                         |                                                                 |
| 31      |          |                         |                                                                 |
| 32      |          |                         |                                                                 |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

## ■ PIN FUNCTIONS (MB95580H Series, 16 pins)


| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                                  |
|---------|----------|-------------------------|-----------------------------------------------------------|
| 4       | PF0      | Р                       | General-purpose I/O port                                  |
| 1 -     | X0       | В                       | Main clock input oscillation pin                          |
| 2       | PF1      | - В                     | General-purpose I/O port                                  |
| 2       | X1       |                         | Main clock I/O oscillation pin                            |
| 3       | Vss      |                         | Power supply pin (GND)                                    |
| 4       | PG2      | с                       | General-purpose I/O port                                  |
| 4       | X1A      |                         | Subclock I/O oscillation pin                              |
| F       | PG1      | с                       | General-purpose I/O port                                  |
| 5       | X0A      |                         | Subclock input oscillation pin                            |
| 6       | Vcc      |                         | Power supply pin                                          |
|         | PF2      |                         | General-purpose I/O port                                  |
| 7       | RST      | A                       | Reset pin<br>Dedicated reset pin on MB95F582H/F583H/F584H |
| 8       | С        | _                       | Decoupling capacitor connection pin                       |
|         | P02      |                         | General-purpose I/O port<br>High-current pin              |
| 9       | INT02    | D                       | External interrupt input pin                              |
|         | AN02     |                         | A/D converter analog input pin                            |
|         | SCK      |                         | LIN-UART clock I/O pin                                    |
| 10      | P01      | D                       | General-purpose I/O port<br>High-current pin              |
|         | AN01     |                         | A/D converter analog input pin                            |
|         | P03      |                         | General-purpose I/O port<br>High-current pin              |
| 11      | INT03    | D                       | External interrupt input pin                              |
|         | AN03     |                         | A/D converter analog input pin                            |
|         | SOT      |                         | LIN-UART data output pin                                  |
|         | P04      |                         | General-purpose I/O port                                  |
|         | INT04    |                         | External interrupt input pin                              |
| 12      | AN04     | D                       | A/D converter analog input pin                            |
|         | SIN      |                         | LIN-UART data input pin                                   |
|         | EC0      |                         | 8/16-bit composite timer ch. 0 clock input pin            |


(Continued)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function                                       |
|---------|----------|-------------------------|------------------------------------------------|
|         | P05      |                         | General-purpose I/O port<br>High-current pin   |
| 13      | INT05    | D                       | External interrupt input pin                   |
|         | AN05     |                         | A/D converter analog input pin                 |
|         | TO00     | -                       | 8/16-bit composite timer ch. 0 output pin      |
|         | P06      | E                       | General-purpose I/O port<br>High-current pin   |
| 14      | INT06    |                         | External interrupt input pin                   |
|         | TO01     |                         | 8/16-bit composite timer ch. 0 output pin      |
| 15      | P07      | E                       | General-purpose I/O port<br>High-current pin   |
|         | INT07    |                         | External interrupt input pin                   |
| 16      | P12      |                         | General-purpose I/O port                       |
|         | EC0      | F                       | 8/16-bit composite timer ch. 0 clock input pin |
|         | DBG      |                         | DBG input pin                                  |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





#### HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### • Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.



#### Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

#### Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### • Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### • Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### • Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### • Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

#### • Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### • Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moistureresistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125 °C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M $\Omega$ ).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

#### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

### NOTES ON DEVICE HANDLING

· Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V<sub>cc</sub> or a voltage lower than V<sub>ss</sub> is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARACTERISTICS" is applied to the V<sub>cc</sub> pin or the V<sub>ss</sub> pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the  $V_{CC}$  power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V<sub>cc</sub> ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V<sub>cc</sub> value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

### ■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V<sub>cc</sub> pin and the V<sub>ss</sub> pin to the power supply and ground outside the device. In addition, connect the current supply source to the V<sub>cc</sub> pin and the V<sub>ss</sub> pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a decoupling capacitor between the V<sub>cc</sub> pin and the V<sub>ss</sub> pin at a location close to this device.

DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k $\Omega$  or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

• RST pin


Connect the  $\overline{RST}$  pin to an external pull-up resistor of 2 k $\Omega$  or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the  $\overline{RST}$  pin and that between a pull-up resistor and the Vcc pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.


• C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the V<sub>cc</sub> pin must have a capacitance equal to or larger than the capacitance of C<sub>s</sub>. For the connection to a decoupling capacitor C<sub>s</sub>, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C<sub>s</sub> and the distance between C<sub>s</sub> and the V<sub>ss</sub> pin when designing the layout of a printed circuit board.







### ■ BLOCK DIAGRAM (MB95560H Series)



### ■ BLOCK DIAGRAM (MB95570H Series)



### BLOCK DIAGRAM (MB95580H Series)






### CPU CORE

• Memory space

The memory space of the MB95560H/570H/580H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95560H/570H/580H Series are shown below.

#### • Memory maps



## ■ I/O MAP (MB95560H Series)

| Address              | Register<br>abbreviation | Register name                                         | R/W | Initial value         |
|----------------------|--------------------------|-------------------------------------------------------|-----|-----------------------|
| 0000н                | PDR0                     | Port 0 data register                                  | R/W | 0000000в              |
| 0001н                | DDR0                     | Port 0 direction register                             | R/W | 0000000в              |
| 0002н                | PDR1                     | Port 1 data register                                  | R/W | 0000000в              |
| 0003н                | DDR1                     | Port 1 direction register                             | R/W | 0000000в              |
| 0004н                |                          | (Disabled)                                            |     |                       |
| 0005н                | WATR                     | Oscillation stabilization wait time setting register  | R/W | 11111111в             |
| 0006н                | PLLC                     | PLL control register                                  | R/W | 000Х0000в             |
| 0007н                | SYCC                     | System clock control register                         | R/W | XXX11011 <sub>B</sub> |
| 0008н                | STBC                     | Standby control register                              | R/W | 00000000в             |
| 0009н                | RSRR                     | Reset source register                                 | R/W | 000XXXXXE             |
| 000Ан                | TBTC                     | Time-base timer control register                      | R/W | 0000000в              |
| 000Вн                | WPCR                     | Watch prescaler control register                      | R/W | 00000000в             |
| 000Сн                | WDTC                     | Watchdog timer control register                       | R/W | 00XX0000в             |
| 000Dн                | SYCC2                    | System clock control register 2                       | R/W | XXXX0011E             |
| 000Eн                | STBC2                    | Standby control register 2                            | R/W | 0000000в              |
| 000Fн<br>to<br>0015н | _                        | (Disabled)                                            | _   |                       |
| 0016н                | PDR6                     | Port 6 data register                                  | R/W | 0000000в              |
| <b>0017</b> н        | DDR6                     | Port 6 direction register                             | R/W | 0000000в              |
| 0018н<br>to<br>0027н |                          | (Disabled)                                            |     |                       |
| 0028н                | PDRF                     | Port F data register                                  | R/W | 0000000в              |
| 0029н                | DDRF                     | Port F direction register                             | R/W | 0000000в              |
| 002Ан                | PDRG                     | Port G data register                                  | R/W | 0000000в              |
| 002Вн                | DDRG                     | Port G direction register                             | R/W | 0000000в              |
| 002Сн                | PUL0                     | Port 0 pull-up register                               | R/W | 0000000в              |
| 002Dн<br>to<br>0032н | _                        | (Disabled)                                            | _   |                       |
| 0033н                | PUL6                     | Port 6 pull-up register                               | R/W | 0000000в              |
| 0034н                | —                        | (Disabled)                                            |     | —                     |
| 0035н                | PULG                     | Port G pull-up register                               | R/W | 0000000в              |
| 0036н                | T01CR1                   | 8/16-bit composite timer 01 status control register 1 | R/W | 0000000в              |
| 0037н                | T00CR1                   | 8/16-bit composite timer 00 status control register 1 | R/W | 0000000в              |
| 0038н                | T11CR1                   | 8/16-bit composite timer 11 status control register 1 | R/W | 0000000B              |
| 0039н                | T10CR1                   | 8/16-bit composite timer 10 status control register 1 | R/W | 0000000e              |
| 003Ан<br>to<br>0048н |                          | (Disabled)                                            | _   |                       |

| Address              | Register<br>abbreviation | Register name                                                     | R/W | Initial value |
|----------------------|--------------------------|-------------------------------------------------------------------|-----|---------------|
| 0049н                | EIC10                    | External interrupt circuit control register ch. 2/ch. 3           | R/W | 0000000в      |
| 004Ан                | EIC20                    | External interrupt circuit control register ch. 4/ch. 5           | R/W | 0000000в      |
| 004Bн                | EIC30                    | External interrupt circuit control register ch. 6/ch. 7           | R/W | 0000000в      |
| 004Сн,<br>004Dн      |                          | (Disabled)                                                        | _   | _             |
| <b>004Е</b> н        | LVDR                     | LVDR reset voltage selection ID register                          | R/W | 0000000в      |
| 004Fн                |                          | (Disabled)                                                        | —   | _             |
| 0050н                | SCR                      | LIN-UART serial control register                                  | R/W | 0000000в      |
| <b>0051</b> н        | SMR                      | LIN-UART serial mode register                                     | R/W | 0000000в      |
| 0052н                | SSR                      | LIN-UART serial status register                                   | R/W | 00001000в     |
| <b>0053</b> н        | RDR                      | LIN-UART receive data register                                    | R/W | 0000000в      |
| 00538                | TDR                      | LIN-UART transmit data register                                   | R/W | 0000000в      |
| 0054н                | ESCR                     | LIN-UART extended status control register                         | R/W | 00000100в     |
| 0055н                | ECCR                     | LIN-UART extended communication control register                  | R/W | 000000XXB     |
| 0056н<br>to<br>006Вн | _                        | (Disabled)                                                        | _   |               |
| <b>006С</b> н        | ADC1                     | 8/10-bit A/D converter control register 1                         | R/W | 0000000в      |
| 006Dн                | ADC2                     | 8/10-bit A/D converter control register 2                         | R/W | 0000000в      |
| 006Eн                | ADDH                     | 8/10-bit A/D converter data register (upper)                      | R/W | 0000000в      |
| 006Fн                | ADDL                     | 8/10-bit A/D converter data register (lower)                      | R/W | 0000000в      |
| 0070н                |                          | (Disabled)                                                        |     |               |
| <b>0071</b> н        | FSR2                     | Flash memory status register 2                                    | R/W | 0000000в      |
| 0072н                | FSR                      | Flash memory status register                                      | R/W | 000Х000в      |
| 0073н                | SWRE0                    | Flash memory sector write control register 0                      | R/W | 0000000в      |
| 0074н                | FSR3                     | Flash memory status register 3                                    | R   | 000XXXXXB     |
| 0075н                | FSR4                     | Flash memory status register 4                                    | R/W | 0000000в      |
| 0076н                | WREN                     | Wild register address compare enable register                     | R/W | 0000000в      |
| 0077н                | WROR                     | Wild register data test setting register                          | R/W | 0000000в      |
| <b>0078</b> н        |                          | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _   | _             |
| 0079н                | ILR0                     | Interrupt level setting register 0                                | R/W | 11111111в     |
| 007Ан                | ILR1                     | Interrupt level setting register 1                                | R/W | 11111111в     |
| 007Bн                | ILR2                     | Interrupt level setting register 2                                | R/W | 11111111в     |
| 007Сн                | ILR3                     | Interrupt level setting register 3                                | R/W | 11111111в     |
| 007Dн                | ILR4                     | Interrupt level setting register 4                                | R/W | 11111111в     |
| <b>007Е</b> н        | ILR5                     | Interrupt level setting register 5                                | R/W | 11111111в     |
| <b>007F</b> н        | —                        | (Disabled)                                                        | —   | —             |
| 0F80н                | WRARH0                   | Wild register address setting register (upper) ch. 0              | R/W | 0000000в      |
| 0F81н                | WRARL0                   | Wild register address setting register (lower) ch. 0              | R/W | 0000000в      |
| 0F82н                | WRDR0                    | Wild register data setting register ch. 0                         | R/W | 0000000в      |



| Address              | Register<br>abbreviation | Register name                                              | R/W | Initial value         |
|----------------------|--------------------------|------------------------------------------------------------|-----|-----------------------|
| 0F83н                | WRARH1                   | Wild register address setting register (upper) ch. 1       | R/W | 0000000в              |
| 0F84н                | WRARL1                   | Wild register address setting register (lower) ch. 1       | R/W | 0000000в              |
| 0F85н                | WRDR1                    | Wild register data setting register ch. 1                  | R/W | 0000000в              |
| 0F86н                | WRARH2                   | Wild register address setting register (upper) ch. 2       | R/W | 0000000в              |
| 0F87н                | WRARL2                   | Wild register address setting register (lower) ch. 2       | R/W | 0000000в              |
| 0F88н                | WRDR2                    | Wild register data setting register ch. 2                  | R/W | 0000000в              |
| 0F89н<br>to<br>0F91н | _                        | (Disabled)                                                 | _   | _                     |
| 0F92н                | T01CR0                   | 8/16-bit composite timer 01 status control register 0      | R/W | 0000000в              |
| 0F93н                | T00CR0                   | 8/16-bit composite timer 00 status control register 0      | R/W | 0000000в              |
| 0F94н                | T01DR                    | 8/16-bit composite timer 01 data register                  | R/W | 0000000в              |
| 0F95н                | T00DR                    | 8/16-bit composite timer 00 data register                  | R/W | 0000000в              |
| 0F96н                | TMCR0                    | 8/16-bit composite timer 00/01 timer mode control register | R/W | 0000000в              |
| <b>0F97</b> н        | T11CR0                   | 8/16-bit composite timer 11 status control register 0      | R/W | 0000000в              |
| 0F98н                | T10CR0                   | 8/16-bit composite timer 10 status control register 0      | R/W | 0000000в              |
| 0F99н                | T11DR                    | 8/16-bit composite timer 11 data register                  | R/W | 0000000в              |
| 0F9Aн                | T10DR                    | 8/16-bit composite timer 10 data register                  | R/W | 0000000в              |
| 0F9Bн                | TMCR1                    | 8/16-bit composite timer 10/11 timer mode control register | R/W | 0000000в              |
| 0F9Cн<br>to<br>0FBBн | _                        | (Disabled)                                                 | _   | _                     |
| 0FBCH                | BGR1                     | LIN-UART baud rate generator register 1                    | R/W | 0000000в              |
| 0FBDH                | BGR0                     | LIN-UART baud rate generator register 0                    | R/W | 0000000в              |
| 0FBEн<br>to<br>0FC2н | _                        | (Disabled)                                                 | _   | _                     |
| 0FC3н                | AIDRL                    | A/D input disable register (lower)                         | R/W | 0000000в              |
| 0FC4н<br>to<br>0FE3н | _                        | (Disabled)                                                 | _   |                       |
| 0FE4н                | CRTH                     | Main CR clock trimming register (upper)                    | R/W | 000XXXXXB             |
| 0FE5н                | CRTL                     | Main CR clock trimming register (lower)                    | R/W | 000XXXXX <sub>B</sub> |
| 0FE6н                | —                        | (Disabled)                                                 | —   | —                     |
| 0FE7н                | CRTDA                    | Main CR clock temperature dependent adjustment register    | R/W | 000XXXXXB             |
| 0FE8н                | SYSC                     | System configuration register                              | R/W | 11000011в             |
| 0FE9⊦                | CMCR                     | Clock monitoring control register                          | R/W | 0000000в              |
| 0FEAH                | CMDR                     | Clock monitoring data register                             | R   | 0000000в              |

(Continued)

#### (Continued)

| Address              | Register<br>abbreviation | Register name                                | R/W | Initial value |
|----------------------|--------------------------|----------------------------------------------|-----|---------------|
| 0FEBн                | WDTH                     | Watchdog timer selection ID register (upper) | R   | XXXXXXXXB     |
| 0FECH                | WDTL                     | Watchdog timer selection ID register (lower) | R   | XXXXXXXXB     |
| 0FED⊦<br>to<br>0FFF⊦ | _                        | (Disabled)                                   | _   | _             |

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

FUITSU

### ■ I/O MAP (MB95570H Series)

| Address              | Register<br>abbreviation | Register name                                           | R/W | Initial value         |
|----------------------|--------------------------|---------------------------------------------------------|-----|-----------------------|
| 0000н                | PDR0                     | Port 0 data register                                    | R/W | 0000000в              |
| 0001н                | DDR0                     | Port 0 direction register                               | R/W | 0000000в              |
| 0002н                | PDR1                     | Port 1 data register                                    | R/W | 0000000в              |
| 0003н                | DDR1                     | Port 1 direction register                               | R/W | 0000000в              |
| 0004н                |                          | (Disabled)                                              | —   | _                     |
| 0005н                | WATR                     | Oscillation stabilization wait time setting register    | R/W | 11111111в             |
| 0006н                | PLLC                     | PLL control register                                    | R/W | 000Х0000в             |
| 0007н                | SYCC                     | System clock control register                           | R/W | XXX11011 <sub>B</sub> |
| 0008н                | STBC                     | Standby control register                                | R/W | 0000000в              |
| 0009н                | RSRR                     | Reset source register                                   | R/W | 000XXXXXE             |
| 000Ан                | TBTC                     | Time-base timer control register                        | R/W | 00000000в             |
| 000Вн                | WPCR                     | Watch prescaler control register                        | R/W | 0000000в              |
| 000Сн                | WDTC                     | Watchdog timer control register                         | R/W | 00XX0000в             |
| 000Dн                | SYCC2                    | System clock control register 2                         | R/W | XXXX0011              |
| 000Ен                | STBC2                    | Standby control register 2                              | R/W | 0000000в              |
| 000Fн<br>to<br>0027н | _                        | (Disabled)                                              |     |                       |
| 0028н                | PDRF                     | Port F data register                                    |     | 0000000в              |
| 0029н                | DDRF                     | Port F direction register                               | R/W | 0000000в              |
| 002Ан,<br>002Вн      | _                        | (Disabled)                                              | _   |                       |
| 002Сн                | PUL0                     | Port 0 pull-up register                                 | R/W | 0000000в              |
| 002Dн<br>to<br>0035н | _                        | (Disabled)                                              | _   |                       |
| 0036н                | T01CR1                   | 8/16-bit composite timer 01 status control register 1   | R/W | 0000000в              |
| 0037н                | T00CR1                   | 8/16-bit composite timer 00 status control register 1   | R/W | 0000000в              |
| 0038н<br>to<br>0049н | _                        | (Disabled)                                              | _   |                       |
| 004Ан                | EIC20                    | External interrupt circuit control register ch. 4/ch. 5 | R/W | 0000000в              |
| 004Bн                | EIC30                    | External interrupt circuit control register ch. 6/ch. 7 | R/W | 0000000в              |
| 004Сн,<br>004Dн      |                          | (Disabled)                                              |     |                       |
| 004Eн                | LVDR                     | LVDR reset voltage selection ID register                | R/W | 0000000в              |
| 004Fн<br>to<br>006Bн | _                        | (Disabled)                                              | _   |                       |

|                      | abbreviation | Register name                                                     | R/W        | Initial value |
|----------------------|--------------|-------------------------------------------------------------------|------------|---------------|
| 006Сн                | ADC1         | 8/10-bit A/D converter control register 1                         | R/W        | 0000000в      |
| 006Dн                | ADC2         | 8/10-bit A/D converter control register 2                         | R/W        | 0000000в      |
| 006Eн                | ADDH         | 8/10-bit A/D converter data register (upper)                      | R/W        | 0000000в      |
| 006Fн                | ADDL         | 8/10-bit A/D converter data register (lower)                      | R/W        | 0000000в      |
| 0070н                | _            | (Disabled)                                                        | _          |               |
| 0071н                | FSR2         | Flash memory status register 2                                    | R/W        | 0000000в      |
| 0072н                | FSR          | Flash memory status register                                      | R/W        | 000Х000в      |
| 0073н                | SWRE0        | Flash memory sector write control register 0                      | R/W        | 0000000в      |
| 0074н                | FSR3         | Flash memory status register 3                                    | R          | 000XXXXXB     |
| 0075н                | FSR4         | Flash memory status register 4                                    | R/W        | 0000000в      |
| 0076н                | WREN         | Wild register address compare enable register                     | R/W        | 0000000в      |
| 0077н                | WROR         | Wild register data test setting register                          | R/W        | 0000000в      |
| <b>0078</b> н        |              | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _          | _             |
| 0079н                | ILR0         | Interrupt level setting register 0                                | R/W        | 11111111в     |
| 007Ан                | ILR1         | Interrupt level setting register 1                                | R/W        | 11111111в     |
| 007Вн,<br>007Сн      |              | (Disabled)                                                        | _          |               |
| 007Dн                | ILR4         | Interrupt level setting register 4                                |            | 11111111в     |
| <b>007Е</b> н        | ILR5         | Interrupt level setting register 5                                |            | 11111111в     |
| 007Fн                | _            | (Disabled)                                                        |            |               |
| 0F80н                | WRARH0       | Wild register address setting register (upper) ch. 0              | R/W        | 0000000в      |
| 0F81н                | WRARL0       | Wild register address setting register (lower) ch. 0              | R/W        | 0000000в      |
| 0F82н                | WRDR0        | Wild register data setting register ch. 0                         | R/W        | 0000000в      |
| 0F83н                | WRARH1       | Wild register address setting register (upper) ch. 1              | R/W        | 0000000в      |
| 0F84н                | WRARL1       | Wild register address setting register (lower) ch. 1              | R/W        | 0000000в      |
| 0F85н                | WRDR1        | Wild register data setting register ch. 1                         | R/W        | 0000000в      |
| 0F86н                | WRARH2       | Wild register address setting register (upper) ch. 2              | R/W        | 0000000в      |
| 0F87н                | WRARL2       | Wild register address setting register (lower) ch. 2              | R/W        | 0000000в      |
| 0F88н                | WRDR2        | Wild register data setting register ch. 2                         | R/W        | 0000000в      |
| 0F89⊦<br>to<br>0F91⊦ | _            | (Disabled)                                                        | _          |               |
| 0F92н                | T01CR0       | 8/16-bit composite timer 01 status control register 0             |            | 0000000в      |
| 0F93н                | T00CR0       | 8/16-bit composite timer 00 status control register 0             | R/W<br>R/W | 0000000в      |
| 0F94⊦                | T01DR        | 8/16-bit composite timer 01 data register                         |            | 0000000в      |
| 0F95н                | T00DR        | 8/16-bit composite timer 00 data register                         |            | 0000000в      |
| 0F96н                | TMCR0        | 8/16-bit composite timer 00/01 timer mode control register        | R/W<br>R/W | 0000000в      |
| 0F97н<br>to          |              | (Disabled)                                                        |            | _             |

#### (Continued)

| Address              | Register<br>abbreviation | Register name                                           | R/W | Initial value         |
|----------------------|--------------------------|---------------------------------------------------------|-----|-----------------------|
| 0FC3н                | AIDRL                    | A/D input disable register (lower)                      | R/W | 0000000в              |
| 0FC4н<br>to<br>0FE3н | _                        | (Disabled)                                              |     | _                     |
| 0FE4н                | CRTH                     | Main CR clock trimming register (upper)                 | R/W | 000XXXXX <sub>B</sub> |
| 0FE5н                | CRTL                     | Main CR clock trimming register (lower)                 | R/W | 000XXXXX <sub>B</sub> |
| 0FE6H                | _                        | (Disabled)                                              | _   | —                     |
| 0FE7н                | CRTDA                    | Main CR clock temperature dependent adjustment register |     | 000XXXXX <sub>B</sub> |
| 0FE8н                | SYSC                     | System configuration register                           | R/W | 11000011в             |
| 0FE9н                | CMCR                     | Clock monitoring control register                       | R/W | 0000000в              |
| 0FEAH                | CMDR                     | Clock monitoring data register                          | R   | 0000000в              |
| 0FEBH                | WDTH                     | Watchdog timer selection ID register (upper)            | R   | XXXXXXXXB             |
| 0FECH                | WDTL                     | Watchdog timer selection ID register (lower)            | R   | XXXXXXXXB             |
| 0FED⊦<br>to<br>0FFF⊦ | _                        | (Disabled)                                              |     | —                     |

- R/W access symbols
  - R/W : Readable / Writable
  - R : Read only

#### • Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### ■ I/O MAP (MB95580H Series)

| Address         | Register<br>abbreviation | Register name                                           | R/W        | Initial value         |
|-----------------|--------------------------|---------------------------------------------------------|------------|-----------------------|
| 0000н           | PDR0                     | Port 0 data register                                    | R/W        | 0000000в              |
| 0001н           | DDR0                     | Port 0 direction register                               | R/W        | 0000000в              |
| 0002н           | PDR1                     | Port 1 data register                                    | R/W        | 0000000в              |
| 0003н           | DDR1                     | Port 1 direction register                               | R/W        | 0000000в              |
| 0004н           |                          | (Disabled)                                              | —          |                       |
| 0005н           | WATR                     | Oscillation stabilization wait time setting register    | R/W        | 11111111в             |
| 0006н           | PLLC                     | PLL control register                                    | R/W        | 000Х0000в             |
| 0007н           | SYCC                     | System clock control register                           | R/W        | XXX11011 <sub>B</sub> |
| 0008н           | STBC                     | Standby control register                                | R/W        | 0000000в              |
| 0009н           | RSRR                     | Reset source register                                   | R/W        | 000XXXXX              |
| 000Ан           | TBTC                     | Time-base timer control register                        | R/W        | 00000000в             |
| 000Вн           | WPCR                     | Watch prescaler control register                        | R/W        | 00000000в             |
| 000Сн           | WDTC                     | Watchdog timer control register                         | R/W        | 00XX0000B             |
| 000Dн           | SYCC2                    | System clock control register 2                         | R/W        | XXXX0011              |
| 000Eн           | STBC2                    | Standby control register 2                              | R/W        | 0000000в              |
| 000Fн           |                          |                                                         |            |                       |
| to              | —                        | (Disabled)                                              |            | —                     |
| 0027н           |                          |                                                         |            | 00000000              |
| 0028н           | PDRF                     | Port F data register                                    | R/W        | 0000000в              |
| 0029н           | DDRF                     | Port F direction register                               | R/W        | 0000000в              |
| 002Ан           | PDRG                     | Port G data register                                    | R/W        | 0000000в              |
| 002Вн           | DDRG                     | Port G direction register                               | R/W        | 0000000в              |
| 002Сн           | PUL0                     | Port 0 pull-up register                                 | R/W        | 0000000в              |
| 002Dн<br>to     |                          | (Disabled)                                              |            |                       |
| 0034н           |                          | (Disabled)                                              |            |                       |
| 0035н           | PULG                     | Port G pull-up register                                 | R/W        | 0000000в              |
| 0036н           | T01CR1                   | 8/16-bit composite timer 01 status control register 1   | R/W        | 0000000в              |
| 0037н           | T00CR1                   | 8/16-bit composite timer 00 status control register 1   | R/W        | 0000000в              |
| 0038н           |                          |                                                         |            |                       |
| to              | —                        | (Disabled)                                              | —          | —                     |
| 0048н           |                          |                                                         | R/W        |                       |
| 0049н           | EIC10                    | External interrupt circuit control register ch. 2/ch. 3 |            | 0000000в              |
| 004Ан           | EIC20                    | External interrupt circuit control register ch. 4/ch. 5 | R/W<br>R/W | 0000000в              |
| 004Bн           | EIC30                    | External interrupt circuit control register ch. 6/ch. 7 |            | 0000000в              |
| 004Сн,<br>004Dн | —                        | (Disabled)                                              |            | —                     |
| 004Eн           | LVDR                     | LVDR reset voltage selection ID register                | R/W        | 0000000в              |
| <b>004F</b> н   |                          | (Disabled)                                              | —          | _                     |

(Continued)

FUJITSU

| Address              | Register<br>abbreviation | Register name                                                     | R/W | Initial value         |
|----------------------|--------------------------|-------------------------------------------------------------------|-----|-----------------------|
| 0050н                | SCR                      | LIN-UART serial control register                                  | R/W | 0000000в              |
| 0051н                | SMR                      | LIN-UART serial mode register                                     | R/W | 0000000в              |
| 0052н                | SSR                      | LIN-UART serial status register                                   | R/W | 00001000в             |
| 0052                 | RDR                      | LIN-UART receive data register                                    | R/W | 0000000в              |
| 0053н                | TDR                      | LIN-UART transmit data register                                   | R/W | 0000000в              |
| 0054н                | ESCR                     | LIN-UART extended status control register                         | R/W | 00000100в             |
| 0055н                | ECCR                     | LIN-UART extended communication control register                  | R/W | 000000XX <sub>B</sub> |
| 0056н<br>to<br>006Вн | _                        | (Disabled)                                                        | _   | _                     |
| <b>006С</b> н        | ADC1                     | 8/10-bit A/D converter control register 1                         | R/W | 0000000в              |
| 006Dн                | ADC2                     | 8/10-bit A/D converter control register 2                         | R/W | 0000000в              |
| 006Ен                | ADDH                     | 8/10-bit A/D converter data register (upper)                      | R/W | 00000000в             |
| <b>006F</b> н        | ADDL                     | 8/10-bit A/D converter data register (lower)                      | R/W | 0000000в              |
| 0070н                |                          | (Disabled)                                                        | _   |                       |
| 0071н                | FSR2                     | Flash memory status register 2                                    | R/W | 0000000в              |
| 0072н                | FSR                      | Flash memory status register                                      | R/W | 000Х0000в             |
| 0073н                | SWRE0                    | Flash memory sector write control register 0                      | R/W | 0000000в              |
| 0074н                | FSR3                     | Flash memory status register 3                                    |     | 000XXXXX              |
| 0075н                | FSR4                     | Flash memory status register 4                                    | R/W | 0000000в              |
| 0076н                | WREN                     | Wild register address compare enable register                     | R/W | 0000000в              |
| 0077н                | WROR                     | Wild register data test setting register                          | R/W | 00000000в             |
| 0078н                | _                        | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _   | _                     |
| 0079н                | ILR0                     | Interrupt level setting register 0                                | R/W | 11111111в             |
| 007Ан                | ILR1                     | Interrupt level setting register 1                                | R/W | 11111111в             |
| 007Вн                | ILR2                     | Interrupt level setting register 2                                | R/W | 11111111в             |
| 007Сн                |                          | (Disabled)                                                        |     |                       |
| 007Dн                | ILR4                     | Interrupt level setting register 4                                | R/W | 11111111в             |
| 007Ен                | ILR5                     | Interrupt level setting register 5                                | R/W | 11111111в             |
| 007Fн                |                          | (Disabled)                                                        |     |                       |
| 0F80н                | WRARH0                   | Wild register address setting register (upper) ch. 0              | R/W | 0000000в              |
| 0F81н                | WRARL0                   | Wild register address setting register (lower) ch. 0              | R/W | 0000000в              |
| 0F82н                | WRDR0                    | Wild register data setting register ch. 0                         | R/W | 0000000в              |
| 0F83н                | WRARH1                   | Wild register address setting register (upper) ch. 1              |     | 0000000в              |
| 0F84⊦                | WRARL1                   | Wild register address setting register (lower) ch. 1              | R/W | 0000000в              |
| 0F85н                | WRDR1                    | Wild register data setting register ch. 1                         | R/W | 0000000в              |
| 0F86н                | WRARH2                   | Wild register address setting register (upper) ch. 2              | R/W | 0000000в              |
| 0F87н                | WRARL2                   | Wild register address setting register (lower) ch. 2              | R/W | 0000000в              |
| 0F88н                | WRDR2                    | Wild register data setting register ch. 2                         | R/W | 0000000в              |

(Continued)

| Address              | Register<br>abbreviation | Register name                                              | R/W | Initial value         |
|----------------------|--------------------------|------------------------------------------------------------|-----|-----------------------|
| 0F89н<br>to<br>0F91н | _                        | (Disabled)                                                 | _   | _                     |
| 0F92н                | T01CR0                   | 8/16-bit composite timer 01 status control register 0      | R/W | 0000000в              |
| 0F93н                | T00CR0                   | 8/16-bit composite timer 00 status control register 0      | R/W | 0000000в              |
| 0F94⊦                | T01DR                    | 8/16-bit composite timer 01 data register                  | R/W | 0000000в              |
| 0F95⊦                | T00DR                    | 8/16-bit composite timer 00 data register                  | R/W | 0000000в              |
| 0F96н                | TMCR0                    | 8/16-bit composite timer 00/01 timer mode control register | R/W | 0000000в              |
| 0F97н<br>to<br>0FBBн | _                        | (Disabled)                                                 |     | _                     |
| 0FBCH                | BGR1                     | LIN-UART baud rate generator register 1                    | R/W | 0000000в              |
| 0FBDн                | BGR0                     | LIN-UART baud rate generator register 0                    | R/W | 0000000в              |
| 0FBEн<br>to<br>0FC2н | _                        | (Disabled)                                                 |     |                       |
| 0FC3н                | AIDRL                    | A/D input disable register (lower)                         | R/W | 0000000в              |
| 0FC4н<br>to<br>0FE3н | _                        | (Disabled)                                                 | _   |                       |
| 0FE4 <sub>H</sub>    | CRTH                     | Main CR clock trimming register (upper)                    | R/W | 000XXXXXB             |
| 0FE5н                | CRTL                     | Main CR clock trimming register (lower)                    | R/W | 000XXXXX <sub>B</sub> |
| 0FE6н                |                          | (Disabled)                                                 | _   |                       |
| 0FE7н                | CRTDA                    | Main CR clock temperature dependent adjustment register    | R/W | 000XXXXX <sub>B</sub> |
| 0FE8н                | SYSC                     | System configuration register                              | R/W | 11000011в             |
| 0FE9н                | CMCR                     | Clock monitoring control register                          | R/W | 0000000в              |
| 0FEAH                | CMDR                     | Clock monitoring data register                             |     | 0000000в              |
| 0FEBH                | WDTH                     | Watchdog timer selection ID register (upper)               |     | XXXXXXXXB             |
| 0FECH                | WDTL                     | Watchdog timer selection ID register (lower)               | R   | XXXXXXXXB             |
| 0FED⊦<br>to<br>0FFF⊦ | _                        | (Disabled)                                                 | _   | _                     |

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

### ■ INTERRUPT SOURCE TABLE (MB95560H Series)

|                                           |                                | Vector tab        | le address        |                                                    | Priority order of                                                       |  |
|-------------------------------------------|--------------------------------|-------------------|-------------------|----------------------------------------------------|-------------------------------------------------------------------------|--|
| Interrupt source                          | Interrupt<br>request<br>number |                   |                   | Bit name of<br>interrupt level<br>setting register | interrupt sources<br>of the same level<br>(occurring<br>simultaneously) |  |
| External interrupt ch. 4                  | IRQ00                          | FFFAH             | FFFB⊦             | L00 [1:0]                                          | High                                                                    |  |
| External interrupt ch. 5                  | IRQ01                          | FFF8⊦             | FFF9⊦             | L01 [1:0]                                          | ] ▲                                                                     |  |
| External interrupt ch. 2                  | IRQ02                          | FFF6⊦             | FFF7 <sub>H</sub> | 1.02 [1:0]                                         |                                                                         |  |
| External interrupt ch. 6                  |                                | ГГГОН             | ГГГ/Н             | L02 [1:0]                                          |                                                                         |  |
| External interrupt ch. 3                  | IRQ03                          | FFF4H             | FFF5H             | 1.02 [1:0]                                         |                                                                         |  |
| External interrupt ch. 7                  |                                | FFF4H             | гггэн             | L03 [1:0]                                          |                                                                         |  |
| —                                         | IRQ04                          | FFF2н             | FFF3⊦             | L04 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(lower) | IRQ05                          | FFF0H             | FFF1⊦             | L05 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(upper) | IRQ06                          | FFEEH             | FFEFH             | L06 [1:0]                                          |                                                                         |  |
| LIN-UART (reception)                      | IRQ07                          | FFEC <sub>H</sub> | FFEDH             | L07 [1:0]                                          |                                                                         |  |
| LIN-UART (transmission)                   | IRQ08                          | FFEAH             | <b>FFEB</b> H     | L08 [1:0]                                          |                                                                         |  |
|                                           | IRQ09                          | FFE8⊦             | FFE9⊦             | L09 [1:0]                                          |                                                                         |  |
|                                           | IRQ10                          | FFE6H             | FFE7н             | L10 [1:0]                                          |                                                                         |  |
|                                           | IRQ11                          | FFE4н             | FFE5H             | L11 [1:0]                                          |                                                                         |  |
|                                           | IRQ12                          | FFE2H             | FFE3н             | L12 [1:0]                                          |                                                                         |  |
| —                                         | IRQ13                          | FFE0H             | FFE1н             | L13 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 1<br>(upper) | IRQ14                          | FFDEH             | FFDFH             | L14 [1:0]                                          |                                                                         |  |
|                                           | IRQ15                          | <b>FFDC</b> H     | <b>FFDD</b> H     | L15 [1:0]                                          |                                                                         |  |
|                                           | IRQ16                          | FFDAH             | FFDBH             | L16 [1:0]                                          |                                                                         |  |
|                                           | IRQ17                          | FFD8н             | FFD9н             | L17 [1:0]                                          |                                                                         |  |
| 8/10-bit A/D converter                    | IRQ18                          | FFD6н             | FFD7н             | L18 [1:0]                                          |                                                                         |  |
| Time-base timer                           | IRQ19                          | FFD4H             | FFD5H             | L19 [1:0]                                          |                                                                         |  |
| Watch prescaler                           | IRQ20                          | FFD2H             | FFD3H             | L20 [1:0]                                          |                                                                         |  |
| —                                         | IRQ21                          | FFD0H             | FFD1н             | L21 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 1<br>(lower) | IRQ22                          | FFCEH             | FFCFH             | L22 [1:0]                                          |                                                                         |  |
| Flash memory                              | IRQ23                          | FFCC <sub>H</sub> | FFCDH             | L23 [1:0]                                          | Low                                                                     |  |

### ■ INTERRUPT SOURCE TABLE (MB95570H Series)

|                                           | 1                              | Vector tab        | le address    |                                                    | Priority order of                                                       |  |
|-------------------------------------------|--------------------------------|-------------------|---------------|----------------------------------------------------|-------------------------------------------------------------------------|--|
| Interrupt source                          | Interrupt<br>request<br>number |                   |               | Bit name of<br>interrupt level<br>setting register | interrupt sources<br>of the same level<br>(occurring<br>simultaneously) |  |
| External interrupt ch. 4                  | IRQ00                          | FFFAH             | <b>FFFB</b> H | L00 [1:0]                                          | High                                                                    |  |
| —                                         | IRQ01                          | FFF8H             | FFF9н         | L01 [1:0]                                          | ▲                                                                       |  |
| —                                         | IRQ02                          | FFF6⊦             | FFF7⊦         | L02 [1:0]                                          |                                                                         |  |
| External interrupt ch. 6                  | IIIQUZ                         | TTTOH             |               | LUZ [1.0]                                          |                                                                         |  |
|                                           | IRQ03                          | FFF4 <sub>H</sub> | FFF5⊦         | L03 [1:0]                                          |                                                                         |  |
| _                                         | IRQ04                          | FFF2H             | FFF3H         | L04 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(lower) | IRQ05                          | FFF0H             | FFF1⊦         | L05 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(upper) | IRQ06                          | FFEEH             | FFEFH         | L06 [1:0]                                          |                                                                         |  |
| —                                         | IRQ07                          | FFECH             | FFEDH         | L07 [1:0]                                          |                                                                         |  |
| —                                         | IRQ08                          | FFEAH             | FFEBH         | L08 [1:0]                                          |                                                                         |  |
| —                                         | IRQ09                          | FFE8H             | FFE9н         | L09 [1:0]                                          |                                                                         |  |
| —                                         | IRQ10                          | FFE6H             | FFE7н         | L10 [1:0]                                          |                                                                         |  |
|                                           | IRQ11                          | FFE4H             | FFE5H         | L11 [1:0]                                          |                                                                         |  |
|                                           | IRQ12                          | FFE2H             | FFE3⊦         | L12 [1:0]                                          |                                                                         |  |
| _                                         | IRQ13                          | FFE0H             | FFE1н         | L13 [1:0]                                          |                                                                         |  |
| —                                         | IRQ14                          | FFDEH             | <b>FFDF</b> H | L14 [1:0]                                          |                                                                         |  |
| _                                         | IRQ15                          | FFDCH             | FFDDH         | L15 [1:0]                                          |                                                                         |  |
| _                                         | IRQ16                          | FFDAH             | FFDBH         | L16 [1:0]                                          |                                                                         |  |
| —                                         | IRQ17                          | FFD8H             | FFD9⊦         | L17 [1:0]                                          |                                                                         |  |
| 8/10-bit A/D converter                    | IRQ18                          | FFD6н             | FFD7н         | L18 [1:0]                                          |                                                                         |  |
| Time-base timer                           | IRQ19                          | FFD4н             | FFD5H         | L19 [1:0]                                          |                                                                         |  |
| Watch prescaler                           | IRQ20                          | FFD2H             | FFD3H         | L20 [1:0]                                          |                                                                         |  |
| _                                         | IRQ21                          | FFD0н             | FFD1н         | L21 [1:0]                                          |                                                                         |  |
| _                                         | IRQ22                          | FFCEH             | FFCFH         | L22 [1:0]                                          | ▼                                                                       |  |
| Flash memory                              | IRQ23                          | <b>FFCC</b> H     | FFCDH         | L23 [1:0]                                          | Low                                                                     |  |

### ■ INTERRUPT SOURCE TABLE (MB95580H Series)

|                                           | 1                              | Vector tab    | le address    |                                                    | Priority order of                                                       |  |
|-------------------------------------------|--------------------------------|---------------|---------------|----------------------------------------------------|-------------------------------------------------------------------------|--|
| Interrupt source                          | Interrupt<br>request<br>number | Upper Lower   |               | Bit name of<br>interrupt level<br>setting register | interrupt sources<br>of the same level<br>(occurring<br>simultaneously) |  |
| External interrupt ch. 4                  | IRQ00                          | FFFAH         | FFFB⊦         | L00 [1:0]                                          | High                                                                    |  |
| External interrupt ch. 5                  | IRQ01                          | FFF8⊦         | FFF9н         | L01 [1:0]                                          | ▲                                                                       |  |
| External interrupt ch. 2                  | IRQ02                          | FFF6⊦         | FFF7⊦         | L02 [1:0]                                          |                                                                         |  |
| External interrupt ch. 6                  | IIIQUZ                         | TTTOH         | 11178         | LUZ [1.0]                                          |                                                                         |  |
| External interrupt ch. 3                  | IRQ03                          | FFF4H         | FFF5H         | L03 [1:0]                                          |                                                                         |  |
| External interrupt ch. 7                  |                                | FFF4H         | ГГГЭН         | LU3 [1.0]                                          |                                                                         |  |
| _                                         | IRQ04                          | FFF2H         | FFF3⊦         | L04 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(lower) | IRQ05                          | FFF0H         | FFF1⊦         | L05 [1:0]                                          |                                                                         |  |
| 8/16-bit composite timer ch. 0<br>(upper) | IRQ06                          | FFEEH         | FFEFн         | L06 [1:0]                                          |                                                                         |  |
| LIN-UART (reception)                      | IRQ07                          | FFECH         | FFEDH         | L07 [1:0]                                          |                                                                         |  |
| LIN-UART (transmission)                   | IRQ08                          | FFEAн         | FFEBH         | L08 [1:0]                                          |                                                                         |  |
| —                                         | IRQ09                          | FFE8⊦         | FFE9⊦         | L09 [1:0]                                          |                                                                         |  |
| —                                         | IRQ10                          | FFE6H         | FFE7н         | L10 [1:0]                                          |                                                                         |  |
| —                                         | IRQ11                          | FFE4H         | FFE5H         | L11 [1:0]                                          |                                                                         |  |
|                                           | IRQ12                          | FFE2H         | FFE3H         | L12 [1:0]                                          |                                                                         |  |
|                                           | IRQ13                          | FFE0H         | FFE1н         | L13 [1:0]                                          |                                                                         |  |
|                                           | IRQ14                          | FFDEH         | FFDFH         | L14 [1:0]                                          |                                                                         |  |
|                                           | IRQ15                          | <b>FFDC</b> H | FFDDH         | L15 [1:0]                                          |                                                                         |  |
|                                           | IRQ16                          | FFDAH         | <b>FFDB</b> H | L16 [1:0]                                          |                                                                         |  |
|                                           | IRQ17                          | FFD8H         | FFD9н         | L17 [1:0]                                          |                                                                         |  |
| 8/10-bit A/D converter                    | IRQ18                          | FFD6н         | FFD7н         | L18 [1:0]                                          |                                                                         |  |
| Time-base timer                           | IRQ19                          | FFD4н         | FFD5H         | L19 [1:0]                                          |                                                                         |  |
| Watch prescaler                           | IRQ20                          | FFD2H         | FFD3H         | L20 [1:0]                                          |                                                                         |  |
| _                                         | IRQ21                          | FFD0н         | FFD1н         | L21 [1:0]                                          |                                                                         |  |
| _                                         | IRQ22                          | FFCEH         | <b>FFCF</b> H | L22 [1:0]                                          | ] 🕴                                                                     |  |
| Flash memory                              | IRQ23                          | <b>FFCC</b> H | FFCDH         | L23 [1:0]                                          | Low                                                                     |  |

### ■ ELECTRICAL CHARACTERISTICS


### 1. Absolute Maximum Ratings

| Denemerian                                | O week al        | Rating                |       | 11   | Barranka                                                                                                                                     |  |  |
|-------------------------------------------|------------------|-----------------------|-------|------|----------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Parameter                                 | Symbol           | Min                   | Max   | Unit | Remarks                                                                                                                                      |  |  |
| Power supply voltage*1                    | Vcc              | Vss - 0.3             | Vss+6 | V    |                                                                                                                                              |  |  |
| Input voltage*1                           | Vı               | $V_{\text{SS}} - 0.3$ | Vss+6 | V    | *2                                                                                                                                           |  |  |
| Output voltage*1                          | Vo               | V ss - 0.3            | Vss+6 | V    | *2                                                                                                                                           |  |  |
| Maximum clamp current                     |                  | -2                    | +2    | mA   | Applicable to specific pins <sup>*3</sup>                                                                                                    |  |  |
| Total maximum clamp current               | $\Sigma$  Iclamp | _                     | 20    | mA   | Applicable to specific pins <sup>*3</sup>                                                                                                    |  |  |
| "L" level maximum<br>output current       | lo∟              | _                     | 15    | mA   |                                                                                                                                              |  |  |
| "L" level average current                 | Iolav1           | _                     | 4     | mA   | Other than P00 to P03, P05 to P07, P62 to<br>P64 <sup>*4</sup><br>Average output current=<br>operating current × operating ratio (1 pin)     |  |  |
|                                           | Iolav2           |                       | 12    |      | P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup><br>Average output current=<br>operating current × operating ratio (1 pin)                   |  |  |
| "L" level total maximum<br>output current | ΣΙοι             | _                     | 100   | mA   |                                                                                                                                              |  |  |
| "L" level total average output current    | $\Sigma$ Iolav   | _                     | 50    | mA   | Total average output current=<br>operating current × operating ratio<br>(Total number of pins)                                               |  |  |
| "H" level maximum<br>output current       | Іон              | _                     | -15   | mA   |                                                                                                                                              |  |  |
| "H" level average current                 | Іонаv1           | _                     | -4    | mA   | Other than P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup><br>Average output current=<br>operating current $\times$ operating ratio (1 pin) |  |  |
|                                           | Іонаv2           |                       | -8    |      | P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup><br>Average output current=<br>operating current × operating ratio (1 pin)                   |  |  |
| "H" level total maximum output current    | ΣІон             | _                     | -100  | mA   |                                                                                                                                              |  |  |
| "H" level total average output current    | ΣΙοήαν           | _                     | -50   | mA   | Total average output current=<br>operating current × operating ratio<br>(Total number of pins)                                               |  |  |
| Power consumption                         | P₫               | _                     | 320   | mW   |                                                                                                                                              |  |  |
| Operating temperature                     | TA               | -40                   | +85   | °C   |                                                                                                                                              |  |  |
| Storage temperature                       | Tstg             | -55                   | +150  | °C   |                                                                                                                                              |  |  |



#### (Continued)

- \*1: These parameters are based on the condition that  $V_{SS}$  is 0.0 V.
- \*2: V<sub>1</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>1</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>1</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1, and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/ F583K/F584H/F584K.)
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit:



\*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.


#### 2. Recommended Operating Conditions

(Vss = 0.0 V)

| Parameter            | Symbol | Va        | lue | Unit | Bom                           | arks                     |  |  |  |
|----------------------|--------|-----------|-----|------|-------------------------------|--------------------------|--|--|--|
| Farameter            | Symbol | Min       | Max | Unit | Kein                          | idi KS                   |  |  |  |
|                      |        | 2.4*1, *2 |     |      | In normal operation           | Other than on-chip debug |  |  |  |
| Power supply         | Vcc    | 2.3       | 5.5 | V    | Hold condition in stop mode   | mode                     |  |  |  |
| voltage              |        | 2.9       | 5.5 | v    | In normal operation           | On chin dahug mada       |  |  |  |
|                      |        | 2.3       | 5.5 |      | Hold condition in stop mode   | On-chip debug mode       |  |  |  |
| Decoupling capacitor | Cs     | 0.022     | 1   | μF   | *3                            |                          |  |  |  |
| Operating            | TA     | -40       | +85 | °C   | Other than on-chip debug mode |                          |  |  |  |
| temperature          | IA     | +5        | +35 |      | On-chip debug mode            |                          |  |  |  |

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

- \*2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.
- \*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the V<sub>CC</sub> pin must have a capacitance equal to or larger than the capacitance of C<sub>s</sub>. For the connection to a decoupling capacitor C<sub>s</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>s</sub> and the distance between C<sub>s</sub> and the V<sub>Ss</sub> pin when designing the layout of a printed circuit board.



- \*: Connect the DBG pin to an external pull-up resistor of 2 kΩ or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

#### 3. DC Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ Value Symbol Condition Unit Remarks Parameter Pin name Max Min Тур Vін P04 \_\_\_\_ 0.7 Vcc \_\_\_\_ Vcc + 0.3V Hysteresis input P00\*3 to P03\*4, P05 to P07\*4, "H" level P12, Vcc + 0.3VIHS 0.8 Vcc V Hysteresis input input voltage P62 to P64\*3, PF0\*4, PF1\*4, PG1\*4, PG2\*4 PF2 0.8 Vcc Vінм Vcc + 0.3V Hysteresis input \_\_\_\_ \_\_\_\_ VIL P04 Vss - 0.3 0.3 Vcc V Hysteresis input P00\*3 to P03\*4, P05 to P07\*4, "L" level P12, Vss - 0.3 0.2 Vcc V Hysteresis input VILS input voltage P62 to P64\*3, PF0\*4, PF1\*4, PG1\*4, PG2\*4 VILM PF2 Vss - 0.3 0.2 Vcc V Hysteresis input Open-drain output V VD P12, PF2 Vss - 0.3 Vss + 5.5 application voltage P04, PF0\*4, PF1\*4, PG1\*4, V Voh1 Iон = –4 mA Vcc - 0.5"H" level PG2 output P00\*3 to P03\*4. voltage P05 to P07\*4, V Vcc - 0.5Vон2 Iон = -8 mA P62 to P64\*3 P04, P12, PF0 to PF2\*4, V Vol1 lo∟ = 4 mA 0.4 "L" level PG1\*4, PG2\*4 output P00\*3 to P03\*4, voltage Vol2 P05 to P07\*4, lo∟ = 12 mA 0.4 V \_\_\_\_ P62 to P64\*3 Input leak When the internal current (Hi-Z L All input pins 0.0 V < Vı < Vcc -5 μA pull-up resistor is +5 output leak disabled current) Internal P00\*3 to P07\*4, When the internal P62 to P64\*3, 25 pull-up resistor is pull-up Rpull  $V_I = 0 V$ 50 100 kΩ resistor PG1\*4, PG2\*4 enabled Input Other than Vcc 5 15 pF CIN f = 1 MHz\_\_\_\_ capacitance and Vss

| Barran                 | 0       | D'                                   |                                                                                                                                      |                                                                                                                      | Value |       | 11   | Domorko                                                     |  |
|------------------------|---------|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|-------|-------|------|-------------------------------------------------------------|--|
| Parameter              | Symbol  | Pin name                             | Condition                                                                                                                            | Min                                                                                                                  | Typ*1 | Max*2 | Unit | Remarks                                                     |  |
|                        |         |                                      | Fсн = 32 MHz                                                                                                                         | _                                                                                                                    | 3.5   | 4.4   |      | Except during<br>Flash memory<br>programming and<br>erasing |  |
|                        | lcc     |                                      | F <sub>MP</sub> = 16 MHz<br>Main clock mode<br>(divided by 2)                                                                        | _                                                                                                                    | 7.4   | 9.8   |      | During Flash<br>memory<br>programming and<br>erasing        |  |
|                        |         |                                      |                                                                                                                                      | —                                                                                                                    | 5.1   | 6.4   | mA   | At A/D conversion                                           |  |
|                        | lccs    | Vcc<br>(External clock               | $F_{CH} = 32 \text{ MHz}$<br>$F_{MP} = 16 \text{ MHz}$<br>Main sleep mode<br>(divided by 2)                                          | _                                                                                                                    | 1.2   | 1.5   | mA   |                                                             |  |
|                        | IccL    | operation)                           | operation)                                                                                                                           | $F_{CL} = 32 \text{ kHz}$<br>$F_{MPL} = 16 \text{ kHz}$<br>Subclock mode<br>(divided by 2)<br>$T_A = +25 \text{ °C}$ | _     | 65    | 71   | μA                                                          |  |
| Power supply current*5 | Iccls*6 |                                      | $F_{CL} = 32 \text{ kHz}$<br>$F_{MPL} = 16 \text{ kHz}$<br>Subsleep mode<br>(divided by 2)<br>$T_A = +25 \text{ °C}$                 | _                                                                                                                    | 5.4   | 7     | μΑ   | In deep standby<br>mode                                     |  |
|                        | lcc⊤*6  |                                      | F <sub>CL</sub> = 32 kHz<br>Watch mode<br>T <sub>A</sub> = +25 °C                                                                    |                                                                                                                      | 4.8   | 6.9   |      | In deep standby<br>mode                                     |  |
|                        | ICCMCR  | Vcc                                  | F <sub>CRH</sub> = 4 MHz<br>F <sub>MP</sub> = 4 MHz<br>Main CR clock mode                                                            | _                                                                                                                    | 1.1   | 1.4   | mA   |                                                             |  |
|                        | ICCSCR  |                                      | Sub-CR clock mode<br>(divided by 2)<br>T <sub>A</sub> = +25 °C                                                                       | _                                                                                                                    | 58    | 64    | μΑ   |                                                             |  |
|                        | Ісстѕ   |                                      | $F_{CH} = 32 \text{ MHz}$<br>Time-base timer<br>mode<br>T <sub>A</sub> = +25 °C                                                      | _                                                                                                                    | 290   | 340   |      | In deep standby<br>mode                                     |  |
|                        | Іссн    | Vcc<br>(External clock<br>operation) | Main stop mode<br>(single external<br>clock product)/<br>Substop mode (dual<br>external clock<br>product)<br>T <sub>A</sub> = +25 °C |                                                                                                                      | 4.1   | 6.5   |      | In deep standby<br>mode<br>(Continued)                      |  |

(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, TA = -40 °C to +85 °C)

(Continued)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter              | Symbol                                               | I Pin name | Condition                                                                                                                  |     | Value |       | Unit | Remarks |
|------------------------|------------------------------------------------------|------------|----------------------------------------------------------------------------------------------------------------------------|-----|-------|-------|------|---------|
| Falametei              | Symbol                                               | Finname    | Condition                                                                                                                  | Min | Typ*1 | Max*2 | Unit | Remarks |
| Ilvd<br>Icrh           | Ilvd                                                 |            | Current<br>consumption for the<br>low-voltage<br>detection circuit                                                         | _   | 3.6   | 6.6   | μA   |         |
|                        | Current<br>consumption for the<br>main CR oscillator | _          | 220                                                                                                                        | 280 | μA    |       |      |         |
| Power supply current*5 | Icrl                                                 | Vcc        | Current<br>consumption for the<br>sub-CR oscillator<br>oscillating at<br>100 kHz                                           | _   | 5.1   | 9.3   | μΑ   |         |
|                        | Instby                                               |            | Current<br>consumption<br>difference between<br>normal standby<br>mode and deep<br>standby mode<br>$T_A = +25 \ ^{\circ}C$ | _   | 20    | 30    | μA   |         |

\*1: Vcc = 5.0 V, T<sub>A</sub> = + 25 °C

\*2: Vcc = 5.5 V,  $T_A$  = + 85 °C (unless otherwise specified)

\*3: P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

- \*4: P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/ F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.
- \*5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics: (1) Clock Timing" for FCH and FCL.
  - See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.
- \*6: In sub-CR clock mode, the power supply current value is the sum of adding ICRL to ICCLS or ICCT. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption increases accordingly.

### 4. AC Characteristics

#### (1) Clock Timing

| 1  |                    |         |          |           | (••   | Value  | 1 10 0.0 | 1, 100     | $= 0.0 \text{ V}, 1\text{ A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$                                                             |                                                                                                         |  |  |      |    |      |     |
|----|--------------------|---------|----------|-----------|-------|--------|----------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|--|--|------|----|------|-----|
|    | Parameter          | Symbol  | Pin name | Condition | Min   | Тур    | Мах      | Unit       | Remarks                                                                                                                                           |                                                                                                         |  |  |      |    |      |     |
|    |                    |         | X0, X1   | _         | 1     | _      | 16.25    |            | When the main oscillation circuit is used                                                                                                         |                                                                                                         |  |  |      |    |      |     |
|    |                    | Fсн     | X0       | X1: open  | 1     |        | 12       | MHz        | When the main external clock                                                                                                                      |                                                                                                         |  |  |      |    |      |     |
|    |                    |         | X0, X1   | *         | 1     |        | 32.5     | MHz        | is used                                                                                                                                           |                                                                                                         |  |  |      |    |      |     |
| I  |                    |         | _        |           |       | 3.92   | 4        | 4.08       | MHz                                                                                                                                               | Operating conditions<br>• The main CR clock is used.<br>• $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$ |  |  |      |    |      |     |
| I  |                    | Fcrh    | _        |           | 3.8   | 4      | 4.2      | <u>МЦ-</u> | Operating conditions<br>• The main CR clock is used.<br>• $-40 \text{ °C} \le T_A < 0 \text{ °C},$<br>$+70 \text{ °C} < T_A \le +85 \text{ °C}$   |                                                                                                         |  |  |      |    |      |     |
| I  |                    |         |          |           | 7.84  | 8      | 8.16     | MHz        | Operating conditions<br>• PLL multiplication rate: 2<br>• $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$                                           |                                                                                                         |  |  |      |    |      |     |
| I  |                    |         |          |           | 7.6   | 8      | 8.4      | <u>МЦ-</u> | Operating conditions<br>• PLL multiplication rate: 2<br>• $-40 \text{ °C} \le T_A < 0 \text{ °C},$<br>$+70 \text{ °C} < T_A \le +85 \text{ °C}$   |                                                                                                         |  |  |      |    |      |     |
| -  |                    |         |          |           | 9.8   | 10     | 10.2     | MHz        | Operating conditions<br>• PLL multiplication rate: 2.5<br>• $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$                                         |                                                                                                         |  |  |      |    |      |     |
|    | Clock<br>frequency | FMCRPLL |          |           | 9.5   | 10     | 10.5     | N 41 I     | Operating conditions<br>• PLL multiplication rate: 2.5<br>• $-40 \text{ °C} \le T_A < 0 \text{ °C},$<br>$+70 \text{ °C} < T_A \le +85 \text{ °C}$ |                                                                                                         |  |  |      |    |      |     |
| 1  |                    | FMCRPLL |          |           | 11.76 | 12     | 12.24    | MHz        | Operating conditions<br>• PLL multiplication rate: 3<br>• $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$                                           |                                                                                                         |  |  |      |    |      |     |
|    |                    |         |          |           |       |        |          |            |                                                                                                                                                   |                                                                                                         |  |  | 11.4 | 12 | 12.6 | MHz |
| I. |                    |         |          |           | 15.68 | 16     | 16.32    | MHz        | Operating conditions<br>• PLL multiplication rate: 4<br>• $0 \ ^{\circ}C \le T_{A} \le +70 \ ^{\circ}C$                                           |                                                                                                         |  |  |      |    |      |     |
| I  |                    |         |          |           | 15.2  | 16     | 16.8     |            | Operating conditions<br>• PLL multiplication rate: 4<br>• $-40 \text{ °C} \le T_A < 0 \text{ °C},$<br>$+70 \text{ °C} < T_A \le +85 \text{ °C}$   |                                                                                                         |  |  |      |    |      |     |
|    |                    | Fc∟     |          |           | —     | 32.768 |          |            | When the suboscillation circuit is used                                                                                                           |                                                                                                         |  |  |      |    |      |     |
|    |                    |         | X0A, X1A |           |       | 32.768 |          | KHZ        | When the sub-external clock is used                                                                                                               |                                                                                                         |  |  |      |    |      |     |
|    |                    | FCRL    | _        | _         | 50    | 100    | 150      | KH7        | When the sub-CR clock is used                                                                                                                     |                                                                                                         |  |  |      |    |      |     |

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 




(Continued)


Value Parameter Symbol | Pin name | Condition Unit Remarks Min Max Тур When the main oscillation X0, X1 61.5 1000 \_\_\_\_ ns \_\_\_\_ circuit is used Clock cycle **t**HCYL X0 X1: open 83.4 — 1000 ns When an external clock is time \_ X0, X1 30.8 1000 used ns X0A, X1A 30.5 When the subclock is used **t**LCYL \_\_\_\_ μs \_\_\_\_ Χ0 X1: open 33.4 twH₁, \_\_\_\_ ns When an external clock is X0, X1 Input clock **t**w∟1 12.4 \_\_\_\_ \_\_\_\_ ns used, the duty ratio should pulse width twH2, range between 40% and 60%. X0A \_\_\_\_ \_\_\_\_ 15.2 \_\_\_\_ μs twL2 X0, X0A X1: open 5 Input clock ns — — When an external clock is tcr, rising time and X0, X1, \* **t**CF used 5 ns falling time X0A, X1A When the main CR clock is 50 **t**CRHWK \_\_\_\_ \_\_\_\_ \_\_\_\_ \_ μs used CR oscillation start time When the sub-CR clock is 30 **t**CRLWK μs used


\*: The external clock signal is input to X0 and the inverted external clock signal to X1.

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T\_A = -40 °C to +85 °C)









#### (2) Source Clock / Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Demotes                                               | 0             | Pin  |                                | Value  | (                              |      | $\pm 10\%$ , vss = 0.0 v, 1A = -40 C to +65 C)                                                                                  |
|-------------------------------------------------------|---------------|------|--------------------------------|--------|--------------------------------|------|---------------------------------------------------------------------------------------------------------------------------------|
| Parameter                                             | Symbol        | name | Min                            | Тур    | Max                            | Unit | Remarks                                                                                                                         |
|                                                       |               |      | 61.5                           | _      | 2000                           | ns   | When the main external clock is used<br>Min: $F_{CH} = 32.5$ MHz, divided by 2<br>Max: $F_{CH} = 1$ MHz, divided by 2           |
| Source clock<br>cycle time*1                          | <b>t</b> sclk | _    | 62.5                           |        | 1000                           | ns   | When the main CR clock is used<br>Min: $F_{CRH} = 4$ MHz, multiplied by 4<br>Max: $F_{CRH} = 4$ MHz, divided by 4               |
|                                                       |               |      |                                | 61     |                                | μs   | When the suboscillation clock is used $F_{CL} = 32.768 \text{ kHz}$ , divided by 2                                              |
|                                                       |               |      | _                              | 20     | _                              | μs   | When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2                                                        |
|                                                       | Fsp           |      | 0.5                            |        | 16.25                          | MHz  | When the main oscillation clock is used                                                                                         |
| Source clock                                          | IT SP         |      | _                              | 4      | _                              | MHz  | When the main CR clock is used                                                                                                  |
| frequency                                             |               | _    | _                              | 16.384 | _                              | kHz  | When the suboscillation clock is used                                                                                           |
|                                                       | Fspl          |      | _                              | 50     | _                              | kHz  | When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2                                                        |
|                                                       |               |      | 61.5                           | _      | 32000                          | ns   | When the main oscillation clock is used<br>Min: $F_{SP} = 16.25$ MHz, no division<br>Max: $F_{SP} = 0.5$ MHz, divided by 16     |
| Machine clock<br>cycle time <sup>*2</sup><br>(minimum | tмськ         |      | 250                            | _      | 1000                           | ns   | When the main CR clock is used<br>Min: $F_{SP} = 4$ MHz, no division<br>Max: $F_{SP} = 4$ MHz, divided by 4                     |
| instruction<br>execution<br>time)                     | UMCLK         |      | 61                             | _      | 976.5                          | μs   | When the suboscillation clock is used<br>Min: $F_{SPL} = 16.384$ kHz, no division<br>Max: $F_{SPL} = 16.384$ kHz, divided by 16 |
|                                                       |               |      | 20                             | _      | 320                            | μs   | When the sub-CR clock is used<br>Min: $F_{SPL} = 50$ kHz, no division<br>Max: $F_{SPL} = 50$ kHz, divided by 16                 |
|                                                       | Fмр           |      | 0.031                          | —      | 16.25                          | MHz  | When the main oscillation clock is used                                                                                         |
| Machine clock                                         | LWb           |      | 0.25 — 16 MHz When the main CF |        | When the main CR clock is used |      |                                                                                                                                 |
| frequency                                             |               | —    | 1.024                          | —      | 16.384                         | kHz  | When the suboscillation clock is used                                                                                           |
|                                                       | Fmpl          |      | 3.125                          |        | 50                             | kHz  | When the sub-CR clock is used<br>F <sub>CRL</sub> = 100 kHz                                                                     |


\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16






#### (3) External Reset

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                 | Symbol        | Value                                      |     |      | Remarks                                                                    |  |
|---------------------------|---------------|--------------------------------------------|-----|------|----------------------------------------------------------------------------|--|
| Farameter                 | Symbol        | Min                                        | Max | Unit | i telliai ka                                                               |  |
|                           |               | 2 tмськ*1                                  | —   | ns   | In normal operation                                                        |  |
| RST "L" level pulse width | <b>t</b> RSTL | Oscillation time of the oscillator*2 + 200 | _   | μs   | In stop mode, subclock mode,<br>subsleep mode, watch mode, and<br>power-on |  |
|                           |               | 200                                        | —   | μs   | In time-base timer mode                                                    |  |

\*1: See "(2) Source Clock / Machine Clock" for tmclk.


\*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator has an oscillation time of between several µs and several ms.




#### (4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                | Symbol | Condition | Va  | lue | Unit | Remarks                  |  |
|--------------------------|--------|-----------|-----|-----|------|--------------------------|--|
| Farameter                | Symbol | Condition | Min | Max | Unit | i tellidi ks             |  |
| Power supply rising time | tR     | —         | _   | 50  | ms   |                          |  |
| Power supply cutoff time | toff   |           | 1   |     | ms   | Wait time until power-on |  |



# Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



FUĬĬTSU

#### (5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


| Parameter                        | Symbol Pin name |                                   | Va                | Unit |      |
|----------------------------------|-----------------|-----------------------------------|-------------------|------|------|
| Falanetei                        | Symbol          | Finname                           | Min               | Max  | Unit |
| Peripheral input "H" pulse width | tiliн           | INT02 to INT07*1,*2, EC0*1, EC1*3 | 2 <b>t</b> MCLK*4 | —    | ns   |
| Peripheral input "L" pulse width | tını∟           |                                   | 2 <b>t</b> MCLK*4 |      | ns   |

\*1: INT04, INT06 and EC0 are available on all products.

\*2: INT02, INT03, INT05 and INT07 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/ F582H/F582K/F583H/F583K/F584H/F584K.

\*3: EC1 is only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

\*4: See "(2) Source Clock / Machine Clock" for tmclk.



(6) LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/ F583H/F583K/F584H/F584K)

Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

|                                                |                |          |                                             |                                         |                | ,  |
|------------------------------------------------|----------------|----------|---------------------------------------------|-----------------------------------------|----------------|----|
| Parameter                                      | Symbol         | Pin name | Condition                                   | Va                                      | Unit           |    |
| Falameter                                      | Symbol         | Fininame | Condition                                   | Min                                     | Max            |    |
| Serial clock cycle time                        | tscyc          | SCK      |                                             | 5 <b>t</b> MCLK <sup>*3</sup>           | —              | ns |
| SCK $\downarrow \rightarrow$ SOT delay time    | <b>t</b> slovi | SCK, SOT | Internal clock                              | -50                                     | +50            | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | <b>t</b> i∨sHi | SCK, SIN | operation output pin:<br>C∟ = 80 pF + 1 TTL | tмськ*3 + 80                            | —              | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | <b>t</b> shixi | SCK, SIN |                                             | 0                                       | —              | ns |
| Serial clock "L" pulse width                   | ts∟sн          | SCK      |                                             | $3 t_{\text{MCLK}^{*3}} - t_{\text{R}}$ | —              | ns |
| Serial clock "H" pulse width                   | <b>t</b> shsl  | SCK      |                                             | tмськ*3 + 10                            | —              | ns |
| SCK $\downarrow \rightarrow$ SOT delay time    | <b>t</b> slove | SCK, SOT | External clock                              | _                                       | 2 tмськ*3 + 60 | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | tivshe         | SCK, SIN | operation output pin:                       | 30                                      | —              | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | <b>t</b> SHIXE | SCK, SIN | C∟ = 80 pF + 1 TTL                          | tмськ*3 + 30                            | —              | ns |
| SCK fall time                                  | t⊧             | SCK      |                                             | —                                       | 10             | ns |
| SCK rise time                                  | tR             | SCK      |                                             |                                         | 10             | ns |


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

ÍITSU

\*3: See "(2) Source Clock / Machine Clock" for tmclk.





#### Sampling is executed at the falling edge of the sampling clock\*1, and serial clock delay is disabled\*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0) $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


|                                                  |                |           |                                                                  | -                                       |                | ,    |
|--------------------------------------------------|----------------|-----------|------------------------------------------------------------------|-----------------------------------------|----------------|------|
| Parameter                                        | Symbol         | Pin name  | Condition                                                        | Va                                      | Unit           |      |
| Falameter                                        | Symbol         | Fiirnaine | Condition                                                        | Min                                     | Max            | Onit |
| Serial clock cycle time                          | tscyc          | SCK       |                                                                  | <b>5 t</b> мськ* <sup>3</sup>           | —              | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time        | <b>t</b> shovi | SCK, SOT  | Internal clock                                                   | -50                                     | +50            | ns   |
| Valid SIN $ ightarrow$ SCK $\downarrow$          | tivsli         | SCK, SIN  | operation output pin:<br>$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$ | tмськ*3 + 80                            | —              | ns   |
| SCK $\downarrow \rightarrow$ valid SIN hold time | tslixi         | SCK, SIN  |                                                                  | 0                                       | —              | ns   |
| Serial clock "H" pulse width                     | <b>t</b> shsl  | SCK       |                                                                  | $3 t_{\text{MCLK}^{*3}} - t_{\text{R}}$ | —              | ns   |
| Serial clock "L" pulse width                     | ts∟sн          | SCK       |                                                                  | tмськ*3 + 10                            | —              | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time        | <b>t</b> shove | SCK, SOT  | External clock                                                   |                                         | 2 tмськ*3 + 60 | ns   |
| Valid SIN $ ightarrow$ SCK $\downarrow$          | tivsle         | SCK, SIN  | operation output pin:                                            | 30                                      | —              | ns   |
| SCK $\downarrow \rightarrow$ valid SIN hold time | <b>t</b> SLIXE | SCK, SIN  | C∟ = 80 pF + 1 TTL                                               | <b>t</b> мськ*3 + 30                    | —              | ns   |
| SCK fall time                                    | t⊧             | SCK       |                                                                  | _                                       | 10             | ns   |
| SCK rise time                                    | tR             | SCK       |                                                                  | _                                       | 10             | ns   |


\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "(2) Source Clock / Machine Clock" for tmclk.








# Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

|                                                  |                | -         | $(Vcc = 5.0 V \pm 10\%)$ | Vss = 0.0 V, TA               | $= -40 ^{\circ}\text{C}$ to + | 85 °C) |  |
|--------------------------------------------------|----------------|-----------|--------------------------|-------------------------------|-------------------------------|--------|--|
| Parameter                                        | Symbol         | Pin name  | Condition                | Va                            | lue                           | Unit   |  |
| Falameter                                        | Symbol         | Fininanie | Condition                | Min                           | Max                           |        |  |
| Serial clock cycle time                          | <b>t</b> scyc  | SCK       |                          | <b>5 t</b> мськ* <sup>3</sup> | _                             | ns     |  |
| SCK $\uparrow \rightarrow$ SOT delay time        | <b>t</b> shovi | SCK, SOT  | Internal clock           | -50                           | +50                           | ns     |  |
| Valid SIN $\rightarrow$ SCK $\downarrow$         | tivsli         | SCK, SIN  | operation output pin:    | tмськ*3 + 80                  | _                             | ns     |  |
| SCK $\downarrow \rightarrow$ valid SIN hold time | tslixi         | SCK, SIN  | C∟ = 80 pF + 1 TTL       | 0                             | _                             | ns     |  |
| $SOT \to SCK \downarrow delay  time$             | tsovli         | SCK, SOT  |                          | $3 t$ MCLK $^{*3} - 70$       | _                             | ns     |  |

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "(2) Source Clock / Machine Clock" for tmclk.



# Sampling is executed at the falling edge of the sampling $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                                      | Symbol         | Pin name | Condition             | Va                            | Unit |      |
|------------------------------------------------|----------------|----------|-----------------------|-------------------------------|------|------|
| Farameter                                      | Symbol         | Fin hame | Condition             | Min                           | Max  | Unit |
| Serial clock cycle time                        | tscyc          | SCK      |                       | <b>5 t</b> мськ* <sup>3</sup> | _    | ns   |
| $SCK \downarrow \to SOT$ delay time            | <b>t</b> slovi | SCK, SOT | Internal clock        | -50                           | +50  | ns   |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | <b>t</b> i∨shi | SCK, SIN | operating output pin: | <b>t</b> мськ*3 + 80          | _    | ns   |
| SCK $\uparrow \rightarrow$ valid SIN hold time | <b>t</b> shixi | SCK, SIN | C∟ = 80 pF + 1 TTL    | 0                             | _    | ns   |
| $SOT \to SCK \uparrow delay time$              | tsovнı         | SCK, SOT |                       | 3 tмськ*3 – 70                | _    | ns   |

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "(2) Source Clock / Machine Clock" for tmclk.




#### (7) Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

| Parameter                                                     | Symbol          |      | Value |      | Unit | Remarks                                                                                         |  |  |  |
|---------------------------------------------------------------|-----------------|------|-------|------|------|-------------------------------------------------------------------------------------------------|--|--|--|
| Farameter                                                     | Symbol          | Min  | Тур   | Max  | Unit | Remarks                                                                                         |  |  |  |
|                                                               |                 | 2.52 | 2.7   | 2.88 |      |                                                                                                 |  |  |  |
| Release voltage*                                              | $V_{DL+}$       | 2.61 | 2.8   | 2.99 | V    | At power supply rise                                                                            |  |  |  |
| Noicase voltage                                               | V DL+           | 2.89 | 3.1   | 3.31 | v    | At power supply rise                                                                            |  |  |  |
|                                                               |                 | 3.08 | 3.3   | 3.52 |      |                                                                                                 |  |  |  |
|                                                               |                 | 2.43 | 2.6   | 2.77 |      |                                                                                                 |  |  |  |
| Detection voltage*                                            | Max             | 2.52 | 2.7   | 2.88 | V    | At power supply fall                                                                            |  |  |  |
| Delection voltage                                             | Vdl-            | 2.80 | 3     | 3.20 | v    |                                                                                                 |  |  |  |
|                                                               |                 | 2.99 | 3.2   | 3.41 |      |                                                                                                 |  |  |  |
| Hysteresis width                                              | VHYS            |      | 100   | _    | mV   |                                                                                                 |  |  |  |
| Power supply start voltage                                    | Voff            | _    | _     | 2.3  | V    |                                                                                                 |  |  |  |
| Power supply end voltage                                      | Von             | 4.9  | _     |      | V    |                                                                                                 |  |  |  |
| Power supply voltage<br>change time<br>(at power supply rise) | tr              | 650  |       | _    | μs   | Slope of power supply that the reset release signal generates within the rating ( $V_{DL+}$ )   |  |  |  |
| Power supply voltage<br>change time<br>(at power supply fall) | tr              | 650  | _     | _    | μs   | Slope of power supply that the reset detection signal generates within the rating ( $V_{DL}$ -) |  |  |  |
| Reset release delay time                                      | <b>t</b> d1     | _    | _     | 30   | μs   |                                                                                                 |  |  |  |
| Reset detection delay time                                    | t <sub>d2</sub> | —    |       | 30   | μs   |                                                                                                 |  |  |  |
| LVD threshold voltage transition stabilization time           | <b>t</b> stb    | 10   |       |      | μs   |                                                                                                 |  |  |  |

\*: The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8FX MB95560H/570H/580H Series Hardware Manual".



#### 5. A/D Converter


#### (1) A/D Converter Electrical Characteristics


|                                 |        |               | (Vcc = 2.7    | V to 5.5 V, Vss = | 0.0 V   | $', T_{A} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C$                                         |
|---------------------------------|--------|---------------|---------------|-------------------|---------|-------------------------------------------------------------------------------------------|
| Parameter                       | Symbol |               | Value         | Unit              | Remarks |                                                                                           |
| Farameter                       | Symbol | Min Typ       |               | Max               |         |                                                                                           |
| Resolution                      |        | —             | —             | 10                | bit     |                                                                                           |
| Total error                     |        | -3            | —             | +3                | LSB     |                                                                                           |
| Linearity error                 | _      | -2.5          | —             | +2.5              | LSB     |                                                                                           |
| Differential linearity<br>error |        | -1.9          | _             | +1.9              | LSB     |                                                                                           |
| Zero transition voltage         | Vот    | Vss – 1.5 LSB | Vss + 0.5 LSB | Vss + 2.5 LSB     | V       |                                                                                           |
| Full-scale transition voltage   | Vfst   | Vcc – 4.5 LSB | Vcc – 2 LSB   | Vcc + 0.5 LSB     | V       |                                                                                           |
| Compara tima                    |        | 1             | —             | 10                | μs      | $4.5 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$                                        |
| Compare time                    | _      | 3             | —             | 10                | μs      | $2.7 \text{ V} \leq \text{Vcc} < 4.5 \text{ V}$                                           |
| Sampling time                   |        | 0.6           | _             | œ                 | μs      | 2.7 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V,<br>with external<br>impedance < 3.3 k $\Omega$ |
| Analog input current            | IAIN   | -0.3          | —             | +0.3              | μA      |                                                                                           |
| Analog input voltage            | VAIN   | Vss           | —             | Vcc               | V       |                                                                                           |

#### (2) Notes on Using A/D Converter

#### • External impedance of analog input and its sampling time

The A/D converter of the MB95560H/570H/580H Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.





• A/D conversion error

As |Vcc - Vss| decreases, the A/D conversion error increases proportionately.

#### (3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000"  $\leftarrow \rightarrow$  "0000000001") of a device to the full-scale transition point ("1111111111"  $\leftarrow \rightarrow$  "111111110") of the same device.

• Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.







#### 6. Flash Memory Program/Erase Characteristics

| Parameter                              | Value           |       |                   | Unit  | Remarks                                               |
|----------------------------------------|-----------------|-------|-------------------|-------|-------------------------------------------------------|
|                                        | Min             | Тур   | Max               | Unit  | Remarks                                               |
| Sector erase time<br>(2 Kbyte sector)  | _               | 0.3*1 | 1.6* <sup>2</sup> | S     | The time of writing 00⊦ prior to erasure is excluded. |
| Sector erase time<br>(16 Kbyte sector) | _               | 0.6*1 | 3.1* <sup>2</sup> | s     | The time of writing 00⊦ prior to erasure is excluded. |
| Byte writing time                      | —               | 17    | 272               | μs    | System-level overhead is excluded.                    |
| Program/erase cycle                    | 100000          | _     |                   | cycle |                                                       |
| Power supply voltage at program/erase  | 2.4             | _     | 5.5               | V     |                                                       |
| Flash memory data retention time       | 5* <sup>3</sup> | _     | _                 | year  | Average T <sub>A</sub> = +85 °C                       |

\*1:  $V_{CC} = 5.5 \text{ V}, \text{ } T_{A} = +25 \text{ }^{\circ}\text{C}, \text{ } 0 \text{ cycle}$ 


\*2:  $V_{CC} = 2.4 \text{ V}, \text{ T}_{A} = +85 \text{ °C}, 100000 \text{ cycles}$ 

\*3: This value was converted from the result of a technology reliability assessment. (The value was converted from the result of a high temperature accelerated test using the Arrhenius equation with an average temperature of +85 °C).




#### SAMPLE CHARACTERISTICS


• Power supply current temperature characteristics




 $T_A = +25$  °C,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2) Main sleep mode with the external clock operating




 $T_{\text{A}} = +25 \ ^{\circ}\text{C}, \ F_{\text{MPL}} = 16 \ \text{kHz} \ (\text{divided by 2})$  Subclock mode with the external clock operating





 $I_{CC} - T_A$ V<sub>CC</sub> = 5.5 V, F<sub>MP</sub> = 10, 16 MHz (divided by 2) Main clock mode with the external clock operating





Iccs – TA






























FUITSU






Input voltage characteristics





#### • Pull-up characteristics



#### ■ MASK OPTIONS

|     |                             | MDOFFECOLI                                                       |                                  |  |
|-----|-----------------------------|------------------------------------------------------------------|----------------------------------|--|
|     |                             | MB95F562H                                                        | MB95F562K                        |  |
|     | Part Number                 | MB95F563H                                                        | MB95F563K                        |  |
|     |                             | MB95F564H                                                        | MB95F564K                        |  |
|     |                             | MB95F572H                                                        | MB95F572K                        |  |
| 1   |                             | MB95F573H                                                        | MB95F573K                        |  |
| No. |                             | MB95F574H                                                        | MB95F574K                        |  |
|     |                             | MB95F582H                                                        | MB95F582K                        |  |
|     |                             | MB95F583H                                                        | MB95F583K                        |  |
|     |                             | MB95F584H                                                        | MB95F584K                        |  |
|     | Selectable/Fixed            | Fixed                                                            |                                  |  |
| 1   | Low-voltage detection reset | Without low-voltage detection reset                              | With low-voltage detection reset |  |
| 2   | Reset                       | With dedicated reset input         Without dedicated reset input |                                  |  |





#### ■ ORDERING INFORMATION

| Part number           | Package              |
|-----------------------|----------------------|
| MB95F562HWQN-G-SNE1   |                      |
| MB95F562HWQN-G-SNERE1 |                      |
| MB95F562KWQN-G-SNE1   |                      |
| MB95F562KWQN-G-SNERE1 |                      |
| MB95F563HWQN-G-SNE1   |                      |
| MB95F563HWQN-G-SNERE1 | 32-pin plastic QFN   |
| MB95F563KWQN-G-SNE1   | (LCC-32P-M19)        |
| MB95F563KWQN-G-SNERE1 |                      |
| MB95F564HWQN-G-SNE1   |                      |
| MB95F564HWQN-G-SNERE1 |                      |
| MB95F564KWQN-G-SNE1   |                      |
| MB95F564KWQN-G-SNERE1 |                      |
| MB95F562HPF-G-SNE2    |                      |
| MB95F562KPF-G-SNE2    |                      |
| MB95F563HPF-G-SNE2    | 20-nin plactic SOP   |
|                       | 20-pin plastic SOP   |
| MB95F563KPF-G-SNE2    | (FPT-20P-M09)        |
| MB95F564HPF-G-SNE2    |                      |
| MB95F564KPF-G-SNE2    |                      |
| MB95F562HPFT-G-SNE2   |                      |
| MB95F562KPFT-G-SNE2   |                      |
| MB95F563HPFT-G-SNE2   | 20-pin plastic TSSOP |
| MB95F563KPFT-G-SNE2   | (FPT-20P-M10)        |
| MB95F564HPFT-G-SNE2   |                      |
| MB95F564KPFT-G-SNE2   |                      |
| MB95F582HWQN-G-SNE1   |                      |
| MB95F582HWQN-G-SNERE1 |                      |
| MB95F582KWQN-G-SNE1   |                      |
| MB95F582KWQN-G-SNERE1 |                      |
| MB95F583HWQN-G-SNE1   |                      |
| MB95F583HWQN-G-SNERE1 | 32-pin plastic QFN   |
| MB95F583KWQN-G-SNE1   | (LCC-32P-M19)        |
| MB95F583KWQN-G-SNERE1 |                      |
| MB95F584HWQN-G-SNE1   |                      |
| MB95F584HWQN-G-SNERE1 |                      |
| MB95F584KWQN-G-SNE1   |                      |
| MB95F584KWQN-G-SNERE1 |                      |
| MB95F582HPFT-G-SNE2   |                      |
| MB95F582KPFT-G-SNE2   |                      |
| MB95F583HPFT-G-SNE2   | 16-pin plastic TSSOP |
| MB95F583KPFT-G-SNE2   | (FPT-16P-M08)        |
| MB95F584HPFT-G-SNE2   |                      |
| MB95F584KPFT-G-SNE2   |                      |
| MB95F582HPF-G-SNE2    |                      |
|                       |                      |
| MB95F582KPF-G-SNE2    | 16 pin plantia COD   |
| MB95F583HPF-G-SNE2    | 16-pin plastic SOP   |
| MB95F583KPF-G-SNE2    | (FPT-16P-M23)        |
| MB95F584HPF-G-SNE2    |                      |
| MB95F584KPF-G-SNE2    |                      |

| Part number        | Package           |
|--------------------|-------------------|
| MB95F572HPH-G-SNE2 |                   |
| MB95F572KPH-G-SNE2 |                   |
| MB95F573HPH-G-SNE2 | 8-pin plastic DIP |
| MB95F573KPH-G-SNE2 | (DIP-8P-M03)      |
| MB95F574HPH-G-SNE2 |                   |
| MB95F574KPH-G-SNE2 |                   |
| MB95F572HPF-G-SNE2 |                   |
| MB95F572KPF-G-SNE2 |                   |
| MB95F573HPF-G-SNE2 | 8-pin plastic SOP |
| MB95F573KPF-G-SNE2 | (FPT-8P-M08)      |
| MB95F574HPF-G-SNE2 |                   |
| MB95F574KPF-G-SNE2 |                   |

#### ■ PACKAGE DIMENSION







FUĬĬTSU


Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

| 20-pin plastic SOP                    | Lead pitch                     | 1.27 mm            |
|---------------------------------------|--------------------------------|--------------------|
|                                       | Package width × package length | 7.50 mm × 12.70 mm |
|                                       | Lead shape                     | Gullwing           |
| A A A A A A A A A A A A A A A A A A A | Lead bend direction            | Normal bend        |
|                                       | Sealing method                 | Plastic mold       |
| A C C a                               | Mounting height                | 2.65 mm Max        |
| (FPT-20P-M09)                         |                                |                    |



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






ITSU


Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

| 16-pin plastic TSSOP | Lead pitch                            | 0.65 mm           |
|----------------------|---------------------------------------|-------------------|
|                      | Package width $\times$ package length | 4.40 mm × 4.96 mm |
| Standard Standard    | Lead shape                            | Gullwing          |
|                      | Sealing method                        | Plastic mold      |
|                      | Mounting height                       | 1.20 mm Max       |
|                      | Weight                                | 0.06 g            |
| (FPT-16P-M08)        |                                       |                   |



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


| 16-pin plastic SOP | Lead pitch                            | 1.27 mm                  |
|--------------------|---------------------------------------|--------------------------|
|                    | Package width $\times$ package length | 3.90 mm $\times$ 9.96 mm |
|                    | Lead shape                            | Gullwing                 |
|                    | Sealing method                        | Plastic mold             |
|                    | Mounting height                       | 1.75 mm MAX              |
|                    | Weight                                | 0.12 g                   |
| (FPT-16P-M23)      |                                       |                          |



FUITSU


Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


| 8-pin plastic DIP | Lead pitch     | 2.54 mm      |
|-------------------|----------------|--------------|
|                   | Sealing method | Plastic mold |
|                   |                |              |
|                   |                |              |
|                   |                |              |
|                   |                |              |
| (DIP-8P-M03)      |                |              |



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





ITSU

Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

| Page | Section                                                                             | Details                                                                                                                                            |
|------|-------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
|      |                                                                                     | Changed the series name.<br>MB95560H Series $\rightarrow$ MB95560H/570H/580H Series                                                                |
| —    | —                                                                                   | Added information on the MB95570H Series.                                                                                                          |
|      |                                                                                     | Added information on the MB95580H Series.                                                                                                          |
| 27   | <ul><li>PIN CONNECTION</li><li>DBG pin</li></ul>                                    | Revised details of "• DBG pin".                                                                                                                    |
|      | • RST pin                                                                           | Revised details of "• RST pin".                                                                                                                    |
| 28   | • C pin                                                                             | Corrected the following statement.<br>The decoupling capacitor for the Vcc pin must have a capacitance larger than Cs.<br>$\rightarrow$            |
|      |                                                                                     | The decoupling capacitor for the $V_{CC}$ pin must have a capacitance equal to or larger than the capacitance of $C_{S}$                           |
| 39   | ■ I/O MAP (MB95570H Series)                                                         | Corrected the R/W attribute of the CMDR register.<br>R/W $\rightarrow$ R                                                                           |
|      |                                                                                     | Corrected the R/W attribute of the WDTH register. R/W $\rightarrow$ R                                                                              |
|      |                                                                                     | Corrected the R/W attribute of the WDTL register. R/W $\rightarrow$ R                                                                              |
| 42   | ■ I/O MAP (MB95580H Series)                                                         | Corrected the R/W attribute of the CMDR register. R/W $\rightarrow$ R                                                                              |
|      |                                                                                     | Corrected the R/W attribute of the WDTH register. R/W $\rightarrow$ R                                                                              |
|      |                                                                                     | Corrected the R/W attribute of the WDTL register. R/W $\rightarrow$ R                                                                              |
| 46   | <ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>1. Absolute Maximum Ratings</li> </ul> | Corrected the rating of the parameter ""L" level total maximum output current". $48 \rightarrow 100$                                               |
|      |                                                                                     | Corrected the rating of the parameter ""H" level total maximum output current".<br>$48 \rightarrow -100$                                           |
| 48   | 2. Recommended Operating Conditions                                                 | Revised note *2.<br>The value is 2.88 V when the low-voltage detection rese is used.<br>$\rightarrow$                                              |
|      |                                                                                     | The minimum power supply voltage becomes 2.18 V when a product with the low-voltage detection reset is used.                                       |
|      |                                                                                     | Corrected the following statement in note *3.<br>The decoupling capacitor for the Vcc pin must have a capacitance larger than Cs.<br>$\rightarrow$ |
|      |                                                                                     | The decoupling capacitor for the $V_{CC}$ pin must have a capacitance equal to or larger than the capacitance of Cs                                |
|      |                                                                                     | Revised the remark in "• DBG/RST/C pins connection diagram".                                                                                       |

| Page                     | Section                                                          | Details                                                                                                                                                                               |
|--------------------------|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 49 3. DC Characteristics |                                                                  | Revised the remark of the parameter "Input leak current<br>(Hi-Z output leak current)".<br>When pull-up resistance is disabled<br>→<br>When the internal pull-up resistor is disabled |
|                          |                                                                  | Renamed the parameter "Pull-up resistance" to "Internal pull-up resistor".                                                                                                            |
|                          |                                                                  | Revised the remark of the parameter "Internal pull-up resistor".<br>When pull-up resistance is enabled<br>$\rightarrow$<br>When the internal pull-up resistor is enabled              |
| 53                       | <ul><li>4. AC Characteristics</li><li>(1) Clock Timing</li></ul> | Corrected the pin names of the parameter "Input clock rising time and falling time".<br>X0 $\rightarrow$ X0, X0A<br>X0, X1 $\rightarrow$ X0, X1, X0A, X1A                             |

• Major changes from third edition to fourth edition

| Page     | Section                                                                                                                     | Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |  |
|----------|-----------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| 23 to 26 | HANDLING PRECAUTIONS                                                                                                        | New section                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |  |
| 35       | ■ I/O MAP (MB95560H Series)                                                                                                 | Corrected the R/W attribute of the CMDR register.<br>$R/W \rightarrow R$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |  |
| 52       | <ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>4. AC Characteristics         <ul> <li>(1) Clock Timing</li> </ul> </li> </ul> | Corrected the operating conditions of FCRH of the<br>parameter "Clock frequency".<br>$0 \circ C \leq T_A < +70 \circ C$<br>$\rightarrow$<br>$0 \circ C \leq T_A \leq +70 \circ C$<br>$+70 \circ C \leq T_A < +85 \circ C$<br>$\rightarrow$<br>$+70 \circ C \leq T_A \leq +85 \circ C$<br>Corrected the operating conditions of FMCRPLL of the<br>parameter "Clock frequency".<br>$0 \circ C \leq T_A < +70 \circ C$<br>$\rightarrow$<br>$0 \circ C \leq T_A < +70 \circ C$<br>$\rightarrow$<br>$10 \circ C \leq T_A < +70 \circ C$<br>$+70 \circ C \leq T_A < +85 \circ C$<br>$\rightarrow$<br>$+70 \circ C < T_A < +85 \circ C$ |  |
| 68       | <ul><li>5. A/D Converter</li><li>(1) A/D Converter Electrical<br/>Characteristics</li></ul>                                 | Corrected the symbol of the parameter "Zero transition voltage".<br>$V_{\text{OT}} \rightarrow V_{\text{OT}}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |  |
| 69       | <ul> <li>5. A/D Converter</li> <li>(2) Notes on Using A/D Converter</li> <li>Analog input equivalent circuit</li> </ul>     | Corrected the range of Vcc.<br>2.7 V $\leq$ Vcc < 5.5 V<br>$\rightarrow$<br>2.7 V $\leq$ Vcc < 4.5 V<br>Corrected the values of R.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |  |
|          |                                                                                                                             | $\begin{array}{l} \text{Corrected the values of R.} \\ 3.3 \text{ k}\Omega \rightarrow 1.45 \text{ k}\Omega \\ 5.7 \text{ k}\Omega \rightarrow 2.7 \text{ k}\Omega \end{array}$                                                                                                                                                                                                                                                                                                                                                                                                                                                  |  |
| 70, 71   | <ol> <li>A/D Converter</li> <li>(3) Definitions of A/D Converter Terms</li> </ol>                                           | Corrected the symbol of the zero transition voltage. $V_{\text{OT}} \rightarrow V_{\text{OT}}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |  |

### FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Argues Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fujitsu.com/kr/fsk/

#### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong Tel: +852-2736-3232 Fax: +852-2314-4207 http://cn.fujitsu.com/fsp/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal

operating conditions. The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales Promotion Department